AI-Powered Agile Analog Circuit Design and Optimization

Jinhai Hu^{©a}, Wang Ling Goh^{©b}, Yuan Gao^{©a}

^a Institute of Microelectronics (IME), A*STAR, Singapore hujh@ime.a-star.edu.sg, gaoy@ime.a-star.edu.sg

^b School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore ewlgoh@ntu.edu.sg

Abstract

Artificial intelligence (AI) techniques are transforming analog circuit design by automating device-level tuning and enabling system-level This paper integrates two apco-optimization. proaches: (1) AI-assisted transistor sizing using Multi-Objective Bayesian Optimization (MOBO) for direct circuit parameter optimization, demonstrated on a linearly tunable transconductor; and (2) AI-integrated circuit transfer function modeling for system-level optimization in a keyword spotting (KWS) application, demonstrated by optimizing an analog bandpass filter within a machine learning training loop. The combined insights highlight how AI can improve analog performance, reduce design iteration effort, and jointly optimize analog components and application-level metrics.

1. Introduction

AI and machine learning methods are increasingly critical in analog circuit design, addressing complex trade-offs and automating design exploration. Traditional analog design relies heavily on iterative tuning to meet specifications, which is timeconsuming and suboptimal in high-dimensional design spaces [1]. In this paper, we enhance two key aspects of circuit design using AI-assisted approaches: at the circuit level, by directly optimizing device parameters to improve performance, and at the system level, by integrating circuit behavior models into application-driven optimization frameworks. First, a MOBO framework is utilized to automate transistor sizing for a tunable transconductor circuit, efficiently balancing trade-offs among design specifications. Second, the transfer function of an analog filter is incorporated into a neural network training process enables joint optimization of analog frontend and classifier in KWS task.

2. AI for Circuit Schematic Design

MOBO has emerged as a powerful tool for analog circuit sizing, offering efficient exploration of design spaces with minimal simulations [2]. Figure 1 shows the framework to optimize circuit parameters using MOBO, which features a complete Pythonbased optimization that enables agile tuning of circuit parameters in various specifications. Instead of building surrogate models for circuit topologies, the parallel qEHVI acquisition function [3] interfaces directly with the SPICE simulator, eliminating mapping errors. Meanwhile, updated circuit parameters



Fig. 1: Proposed analog circuit optimization framework using MOBO.



Fig. 2: MOBO process on (left) tunable parameters and (right) performance metrics through 35 trials.

are immediately fed into the circuit netlist, resulting in a rapid optimization process. A linearly tunable transconductor proposed in [4] exhibits linear tuning characteristic of G_m - V_G . However, the size of the transistors and the voltage of the common-mode V_{CM} affect the linear range, amplified gains and other specifications. Thus, this optimization problem is formulated as Equation 1, where R, Γ, B, P and N represent tunable G_m range, G_m - V_G linearity, bandwidth, power consumption, and input referred noise (IRN), respectively. These objective functions are obtained based on circuit performance metrics after SPICE simulation. The circuit is written into netlist and incorporates a vector of learnable circuit paramters x_n in the search space.

$$\min(-R(x_n), -\Gamma(x_n), -B(x_n), P(x_n), N(x_n)) \quad (1)$$

Figure 2 shows the MOBO process, where a smooth Gaussian process (GP) model is constructed based on the observations from first 10 trails. The GP model enables predictions at unobserved parameterizations and quantifies uncertainty around them. These predictions and uncertainty estimates feed into acquisition function qEHVI, which evaluates the value of observing a specific parameterization for the next 25 trials. Within 35 trials, the MOBO is converged to maximize Pareto front coverage. The opti-



Fig. 3: The block diagram of the proposed learnable audio AFE and the schematic of the analog filters.

mized circuit reduced the IRN by 24%, also increased the tunable linear G_m range by 102%.

3. AI for System-Level Optimization

While circuit-level optimization improves individual block metrics, AI can also be used to cooptimize analog circuits within system-level applications. The proposed audio analog front-end architecture for always-on KWS is illustrated in Figure 3 [5]. In conventional designs, the analog filter for feature extraction is designed separately from the machine learning model, potentially leading to suboptimal system performance. Here, we adopt a circuit-algorithm co-design approach: the transfer function (Equation 2) of analog bandpass filters is embedded into the training loop of the KWS classifier. Thus, the circuit parameters $(g_{m1}, g_{m2}, C_1, C_2)$ are learned by gradient backpropagation in training. This means the neural network not only learns classifier weights but also fine-tunes the analog filter's behavior (center frequency, quality factor, gain) to maximize overall accuracy. Initial SPICE simulations provide a starting point for the filter parameters, and then each training epoch updates them, which are feedback to SPICE for validation.

$$H(S) = -\frac{\frac{g_{m1}}{2C_1}s}{s^2 + \frac{g_{m1}}{2C_2}s + \frac{g_{m1}g_{m2}}{4C_1C_2}}$$
(2)

It should be noted that the filter parameters such as g_m and C may have huge value difference to the order of 10^3 or even more. Such differences complicate training due to its impact on the learning rates and potentially leading to vanishing gradient. To address it, two trainable scaling factors (ϕ_g and ϕ_C) are introduced in Equation 3. These scaling factors represent the ratio of two coupled parameters, allowing for more balanced updates during the training process. Here, C_1 is designated as the unit capacitor with a value of 3.2 pF, and g_{m1} is scaled to 3.84 nS.

$$\phi_g = \frac{g_{m2}}{g_{m1}}, \quad \phi_C = \frac{C_2}{C_1}$$
(3)

To concurrently optimize the classifier and the AFE, a novel loss function, L_{BPF} , is proposed. This function integrates multiple objectives to ensure balanced system-level optimization. In addition to the cross-entropy loss (L_{CE}) for classifier, AFE power loss (L_P) and area loss (L_A) are incorporated into



Fig. 4: Frequency response of (a)(c) initial and (b)(d) learned BPFs at different Q-factor initialization.



Fig. 5: (a) Performance through SNR-aware training.(b) Hardware utilization through co-design.

 L_{BPF} . As depicted in Equation 4, L_P and L_A are formulated using the scaling factors ϕ_g and ϕ_C . The power consumption of BPF, expressed as $2V_{DD}(I_1 + I_3)$, is directly proportional to ϕ_g . Similarly, ϕ_g encapsulates the area contributions of capacitors, which form a significant portion of the circuit layout. To balance the influence of these terms, regularization coefficients λ_{CE} , λ_P , λ_A are introduced to adjust the importance of each loss components.

$$L_{BPF} = L_{CE} + L_P + L_A$$

$$\rightarrow L_{BPF} = \lambda_{CE} L_{CE} + \lambda_P \sum_{i=1}^{16} \phi_{g,i} + \lambda_A \sum_{i=1}^{16} \phi_{c,i}$$
(4)

The performance of the proposed design is evaluated with the Google Speech Command Dataset. The optimized frequency response under two different initial Q-factor levels are shown in Figure 4, highlighting nonuniform gains and Q-factors across the 16 channels. Figure 5 (a) shows the results of SNRaware training that enhances the noise resilience and improves KWS accuracy. Figure 5 (b) illustrates the significant improvement on reducing circuit power and area under different Q-factor levels.

4. Conclusion

This paper presents two AI-driven frameworks for analog circuit design: circuit-level transistor sizing via MOBO, and system-level co-design through integrated circuit transfer functions within model training. Results highlight the significant potential of AI-driven methodologies to accelerate analog design and improve outcomes beyond traditional methods.

Acknowledgment

This work was supported by by the Agency for Science, Technology and Research (A*STAR), Singapore under the High Linearity Silicon Germanium Photonic Modulator for 6G Analog Radio over Fiber Project, Grant No. M24M8b0004.

References

- Mingjie Liu, Keren Zhu, Xiyuan Tang, Biying Xu, Wei Shi, Nan Sun, and David Z. Pan. Closing the design loop: Bayesian optimization assisted hierarchical analog layout synthesis. In 2020 57th ACM/IEEE Design Automation Conference (DAC), pages 1–6, 2020.
- [2] Guojin Chen, Keren Zhu, Seunggeun Kim, Hanqing Zhu, Yao Lai, Bei Yu, and David Z. Pan. Llm-enhanced bayesian optimization for efficient analog layout constraint generation, 2024.
- [3] Samuel Daulton, Maximilian Balandat, and Eytan Bakshy. Differentiable expected hypervolume improvement for parallel multi-objective bayesian optimization. In Proceedings of the 34th International Conference on Neural Information Processing Systems, NeurIPS'20, Red Hook, NY, USA, 2020.
- [4] BelÉn Calvo, Santiago Celma, Maria Teresa Sanz, Juan Pablo Alegre, and Francisco Aznar. Lowvoltage linearly tunable cmos transconductor with common-mode feedforward. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 55(3):715–721, 2008.
- [5] Jinhai Hu, Zhongyi Zhang, Cong Sheng Leow, Wang Ling Goh, and Yuan Gao. Late breaking results: Circuit-algorithm co-design for learnable audio analog front-end. In *Proceedings of the 61st* ACM/IEEE Design Automation Conference, DAC '24, New York, NY, USA, 2024.