

A THE USE OF LARGE LANGUAGE MODELS (LLMs)

This research employed multiple large language models as test subjects for benchmark development and validation. Additionally, LLMs were used minimally for sentence-level language refinement and polishing to improve clarity of expression. All core research contributions, methodology, and analysis were conducted independently by the authors without AI assistance.

B DETAILED EXPERIMENT RESULTS

B.1 RESULTS OF PERCEPTION TASKS

Models	Metric	Counting Task							
		Total Counting				Type-wise Counting			
		Easy	Medium	Hard	Total	Easy	Medium	Hard	Total
Gemini-2.5-pro	ACC (\uparrow)	0.88	0.65	0.45	0.65	0.83	0.63	0.46	0.64
	MSE (\downarrow)	0.39	2.30	27.36	10.02	0.67	3.75	35.81	13.41
GPT-4o	ACC (\uparrow)	0.75	0.51	0.26	0.51	0.76	0.57	0.30	0.54
	MSE (\downarrow)	0.80	2.63	53.72	19.05	2.15	6.96	75.44	28.18
Claude-3.7-sonnet	ACC (\uparrow)	0.72	0.27	0.01	0.36	0.73	0.57	0.35	0.55
	MSE (\downarrow)	0.56	3.63	50.96	18.38	2.29	6.67	63.57	24.18
Grok-3	ACC (\uparrow)	0.47	0.14	0.04	0.22	0.70	0.53	0.27	0.50
	MSE (\downarrow)	3.58	21.50	157.05	60.71	2.49	6.92	68.51	26.48
Doubao-1.5-vision-pro	ACC (\uparrow)	0.60	0.10	0.01	0.24	0.71	0.53	0.30	0.51
	MSE (\downarrow)	0.67	5.93	107.78	38.13	2.56	9.14	62.59	24.76
Kimi-VL-A3B	ACC (\uparrow)	0.23	0.13	0.08	0.15	0.63	0.46	0.23	0.44
	MSE (\downarrow)	15.68	28.04	103.86	49.19	2.86	13.44	94.38	34.96
Qwen2.5-VL-72B	ACC (\uparrow)	0.67	0.42	0.21	0.43	0.68	0.47	0.31	0.49
	MSE (\downarrow)	1.09	3.98	53.90	19.59	1.87	6.55	47.35	18.59

Table 7: Counting Task Performance Across Different Models

Models	Element Classification Task (ACC \uparrow)			
	Easy	Medium	Hard	Total
Gemini-2.5-pro	0.96	0.94	0.91	0.94
GPT-4o	0.93	0.93	0.88	0.91
Claude-3.7-sonnet	0.90	0.87	0.84	0.83
Grok-3	0.84	0.84	0.83	0.84
Doubao-1.5-vision-pro	0.94	0.93	0.91	0.93
Kimi-VL-A3B	0.69	0.65	0.63	0.66
Qwen2.5-VL-72B	0.88	0.86	0.83	0.86

Table 8: Element Classification Task Performance Across Different Models (in decimals)

Models	Metric	Interconnect Perception Task							
		Connection Judgment				Connection Identification			
		Easy	Medium	Hard	Total	Easy	Medium	Hard	Total
Gemini-2.5-pro	ACC (\uparrow)	0.86	0.83	0.85	0.85	0.78	0.51	0.50	0.60
	F1 (\uparrow)	-	-	-	-	0.93	0.86	0.86	0.88
GPT-4o	ACC (\uparrow)	0.74	0.71	0.74	0.73	0.27	0.12	0.10	0.16
	F1 (\uparrow)	-	-	-	-	0.74	0.61	0.59	0.65
Claude-3.7-sonnet	ACC (\uparrow)	0.74	0.76	0.77	0.76	0.36	0.25	0.22	0.27
	F1 (\uparrow)	-	-	-	-	0.74	0.71	0.68	0.71
Grok-3	ACC (\uparrow)	0.72	0.72	0.67	0.70	0.25	0.16	0.13	0.18
	F1 (\uparrow)	-	-	-	-	0.70	0.63	0.62	0.65
Doubao-1.5-vision-pro	ACC (\uparrow)	0.78	0.74	0.77	0.76	0.30	0.13	0.14	0.19
	F1 (\uparrow)	-	-	-	-	0.72	0.60	0.59	0.64
Kimi-VL-A3B	ACC (\uparrow)	0.55	0.54	0.51	0.53	0.13	0.09	0.10	0.10
	F1 (\uparrow)	-	-	-	-	0.57	0.51	0.52	0.53
Qwen2.5-VL-72B	ACC (\uparrow)	0.75	0.78	0.77	0.77	0.20	0.10	0.13	0.14
	F1 (\uparrow)	-	-	-	-	0.56	0.48	0.53	0.52

Table 9: Interconnect Perception Task Performance Across Different Models

Models	Location Description Task (ACC \uparrow)			
	Easy	Medium	Hard	Total
Gemini-2.5-pro	0.61	0.60	0.61	0.61
GPT-4o	0.44	0.31	0.37	0.37
Claude-3.7-sonnet	0.49	0.45	0.50	0.48
Grok-3	0.45	0.55	0.49	0.50
Doubao-1.5-vision-pro	0.51	0.47	0.38	0.45
Kimi-VL-A3B	0.32	0.33	0.27	0.31
Qwen2.5-VL-72B	0.57	0.59	0.53	0.56

Table 10: Location Description Task Performance Across Different Models

Models	Topology Generation Task (NED \downarrow)			
	Easy	Medium	Hard	Total
Gemini-2.5-pro	0.73	0.95	1.34	0.91
GPT-4o	1.31	1.56	1.46	1.40
Claude-3.7-sonnet	1.72	1.64	1.51	1.65
Grok-3	2.08	1.71	1.37	1.84
Doubao-1.5-vision-pro	1.54	1.52	1.68	1.57
Kimi-VL-A3B	-	-	-	-
Qwen2.5-VL-72B	2.65	2.14	1.95	2.38

Table 11: Topology Generation Task Performance Across Different Models

B.2 RESULTS OF ANALYSIS TASKS

Models	Function Identification Task (ACC \uparrow)	
	Function (text as options)	Function (image as options)
Gemini-2.5-pro	0.95	0.94
GPT-4o	0.93	0.89
Claude-3.7-sonnet	0.88	0.74
Grok-3	0.77	0.22
Doubao-1.5-vision-pro	0.94	0.93
Kimi-VL-A3B	0.59	0.28
Qwen2.5-VL-72B	0.78	0.85

Table 12: Function Identification Task Performance Across Different Models

Models	Circuit Partition Task							
	Easy		Medium		Hard		Overall	
	ACC \uparrow	F1 \uparrow	ACC \uparrow	F1 \uparrow	ACC \uparrow	F1 \uparrow	ACC \uparrow	F1 \uparrow
Gemini-2.5-pro	0.52	0.81	0.33	0.81	0.20	0.78	0.35	0.80
GPT-4o	0.21	0.55	0.07	0.59	0.06	0.57	0.11	0.57
Claude-3.7-sonnet	0.29	0.66	0.11	0.62	0.08	0.62	0.16	0.64
Grok-3	0.26	0.59	0.17	0.63	0.03	0.56	0.15	0.59
Doubao-1.5-vision-pro	0.26	0.63	0.04	0.61	0.03	0.54	0.11	0.60
Kimi-VL-A3B	0.03	0.29	0.00	0.00	0.00	0.00	0.00	0.28
Qwen2.5-VL-72B	0.06	0.44	0.00	0.49	0.00	0.43	0.02	0.45

Table 13: Circuit Partition Task Performance Across Different Models

Models	Reasoning Task (ACC \uparrow)			
	Op-amp	LDO	Bandgap	Comparator
Gemini-2.5-pro	0.94	0.90	0.88	0.96
GPT-4o	0.78	0.84	0.64	0.84
Claude-3.7-sonnet	0.95	0.96	0.78	0.96
Grok-3	0.60	0.72	0.52	0.60
Doubao-1.5-vision-pro	0.90	0.84	0.80	0.80
Kimi-VL-A3B	0.81	0.46	0.86	0.84
Qwen2.5-VL-72B	0.81	0.90	0.72	0.84

Table 14: Reasoning Task Performance Across Different Models

Models	Caption Generation Task(ACC ↑)		
	Undergraduate	Graduate	Total
Gemini-2.5-pro	0.63	0.72	0.70
GPT-4o	0.58	0.63	0.61
Claude-3.7-sonnet	0.89	1.00	0.98
Grok-3	0.21	0.47	0.41
Doubao-1.5-vision-pro	0.74	0.69	0.70
Kimi-VL-A3B	0.74	0.70	0.71
Qwen2.5-VL-72B	0.89	0.75	0.78

Table 15: Caption Generation Task Performance Across Different Models

Models	TQA Task(ACC ↑)			
	Undergraduate	Graduate	Engineer	Total
Gemini-2.5-pro	0.89	0.89	0.39	0.72
GPT-4o	0.88	0.88	0.58	0.78
Claude-3.7-sonnet	0.90	0.88	0.45	0.74
Grok-3	0.86	0.84	0.53	0.74
Doubao-1.5-vision-pro	0.88	0.88	0.52	0.76
Kimi-VL-A3B	0.80	0.82	0.16	0.59
Qwen2.5-VL-72B	0.85	0.85	0.37	0.69
DeepSeek-R1	0.89	0.90	0.58	0.77

Table 16: TQA Task Performance Across Different Models (Decimal Format)

B.3 RESULTS OF DESIGN TASKS

B.3.1 CIRCUIT DESIGN TASK

Id	Type	Circuit Description	Id	Type	Circuit Description
1	Amplifier	Single-stage common-source amp. with R load	15	Op-amp	Telescopic cascode op-amp
2	Amplifier	3-stage common-source amp. with R load	16	Oscillator	RC phase-shift oscillator
3	Amplifier	Common-drain amp. with R load	17	Oscillator	A Wien bridge oscillator
4	Amplifier	Single-stage common-gate amp. with R load	18	Integrator	Op-amp integrator
5	Amplifier	Single-stage cascode amp. with R load	19	Differentiator	Op-amp differentiator
6	Inverter	NMOS inverter with R load	20	Adder	Op-amp adder
7	Inverter	Logical inverter with NMOS and PMOS	21	Subtractor	Op-amp subtractor
8	Current mirror	NMOS constant current source with R load	22	Schmitt trigger	Non-inverting Schmitt trigger
9	Amplifier	2-stage amp. with Miller compensation	23	VCO	Voltage-controlled oscillator
10	Amplifier	Common-source amp. with diode-connected load	24	Bandgap	A classic brokaw bandgap reference
11	Op-amp	Differential op-amp with current mirror load	25	Comparator	A low offset voltage dual comparator
12	Current mirror	Cascode current mirror	26	LDO	1A low dropout voltage regulator
13	Op-amp	Single-stage common-source op-amp with R loads	27	PLL	Phase-locked loop
14	Op-amp	2-stage differential op-amp with active loads	28	SAR-ADC	Successive approximation register ADC

Table 17: Circuit block library (two parallel lists), with column-specific background coloring(blue means simple, green means complex, red means system level)

Models	1. Amplifier			2. Amplifier			3. Amplifier			4. Amplifier		
	p@3	p@5	p@10	p@3	p@5	p@10	p@3	p@5	p@10	p@3	p@5	p@10
Gemini-2.5-pro	1	1	1	1	1	1	0.67	0.67	0.67	1	1	1
Gpt-4o	1	1	1	1	1	1	0	1	1	0.33	0.33	0.33
Claude-3.7-sonnet	1	1	1	1	1	1	0.33	0.67	1	0.67	0.67	0.67
Grok-3	1	1	1	1	1	1	0	1	1	0.67	0.67	0.67
Doubao-1.5-vision-pro	0.67	0.67	0.67	0.43	0.43	0.43	0.33	0.33	0.33	0.13	0.13	0.13
Kimi-VL-A3B	0	0	0	0	0	0	0	0	0	0	0	0
Qwen2.5-VL-72B	0	0	0	0	0	0	0	0	0	0	0	0

Table 18: Per-circuit pass@k scores (k = 3, 5, 10) for CKT1–CKT4 across multiple models

Models	5. Amplifier			6. Inverter			7. Inverter			8. Current mirror		
	p@3	p@5	p@10	p@3	p@5	p@10	p@3	p@5	p@10	p@3	p@5	p@10
Gemini-2.5-pro	1	1	1	1	1	1	1	1	1	1	1	1
GPT-4o	1	1	1	1	1	1	1	1	1	1	1	1
Claude-3.7-sonnet	1	1	1	1	1	1	1	1	1	1	1	1
Grok-3	1	1	1	1	1	1	1	1	1	1	1	1
Doubao-1.5-vision-pro	0.23	0.23	0.23	0.23	0.23	0.23	0.49	0.49	0.49	1	1	1
Kimi-VL-A3B	0	0	0	0	0	0	0	0	0	0	0	0
Qwen2.5-VL-72B	0	0	0	0	0	0	0	0	0	0	0	0

Table 19: Per-circuit pass@k scores (k = 3, 5, 10) for CKT5–CKT8 across multiple models

Model	9. Amplifier			10. Amplifier			11. Op-amp			12. Current mirror		
	p@3	p@5	p@10	p@3	p@5	p@10	p@3	p@5	p@10	p@3	p@5	p@10
Gemini-2.5-pro	1	1	1	0.61	0.61	0.61	0.48	0.48	0.48	0.24	0.24	0.24
GPT-4o	1	1	1	0.43	0.43	0.43	0.22	0.22	0.22	0	0	0
Claude-3.7-sonnet	1	1	1	0.87	0.87	0.87	0.65	0.65	0.65	0.62	0.62	0.62
Grok-3	1	1	1	0.86	0.86	0.86	0.29	0.29	0.29	0.33	0.33	0.33
Doubao-1.5-vision-pro	0.27	0.27	0.27	0.61	0.61	0.61	0.33	0.33	0.33	0.31	0.31	0.31
Kimi-VL-A3B	0	0	0	0	0	0	0	0	0	0	0	0
Qwen2.5-VL-72B	0	0	0	0	0	0	0	0	0	0	0	0

Table 20: Per-circuit pass@k scores (k = 3, 5, 10) for CKT9–CKT12 across multiple models

Model	13. Op-amp			14. Op-amp			15. Op-amp			16. Oscillator		
	p@3	p@5	p@10	p@3	p@5	p@10	p@3	p@5	p@10	p@3	p@5	p@10
Gemini-2.5-pro	0.43	0.43	0.43	1	1	1	0.33	0.4	0.1	0	0	0
GPT-4o	0.32	0.32	0.32	0.21	0.21	0.21	0	0.2	0.1	0.33	0.6	0.3
Claude-3.7-sonnet	1	1	1	0.71	0.71	0.71	1	1	0.9	0	0	0
Grok-3	0.69	0.69	0.69	0.89	0.89	0.89	1	1	1	0	0	0
Doubao-1.5-vision-pro	0.68	0.68	0.68	0	0	0	0.33	0.2	0.1	0.33	0.2	0.1
Kimi-VL-A3B	0	0	0	0	0	0	0	0	0	0	0	0
Qwen2.5-VL-72B	0	0	0	0	0	0	0	0	0	0	0	0

Table 21: Per-circuit pass@k scores (k = 3, 5, 10) for CKT13–CKT16 across multiple models

Model	17. Oscillator			18. Integrator			19. Differentiator			20. Adder		
	p@3	p@5	p@10	p@3	p@5	p@10	p@3	p@5	p@10	p@3	p@5	p@10
Gemini-2.5-pro	0	0	0	0.33	0.4	0.1	0.2	0.1	0.33	0.4	0.1	0.33
GPT-4o	1	0.2	0.1	0.33	0.6	0.1	0.4	0.1	0	0.4	0.5	0.33
Claude-3.7-sonnet	0.33	1	0.3	0.33	0.2	0.1	0.33	0.2	0.1	1	0.6	0.1
Grok-3	0.33	0.6	0.3	0.67	0	0.3	0.67	0.8	0.1	0.33	0.4	0.2
Doubao-1.5-vision-pro	0.33	0.2	0.1	1	0.2	0.4	0.67	0.2	0.1	0.33	0.2	0.1
Kimi-VL-A3B	0	0	0	0	0	0	0	0	0	0	0	0
Qwen2.5-VL-72B	0	0	0	0	0	0	0	0	0	0	0	0

Table 22: Per-circuit pass@k scores (k = 3, 5, 10) for CKT17–CKT20 across multiple models

Model	21. Subtractor			22. Schmitt trigger			23. VCO			24. Bandgap		
	p@3	p@5	p@10	p@3	p@5	p@10	p@3	p@5	p@10	p@3	p@5	p@10
Gemini-2.5-pro	0.4	0.1	0.33	0.33	0.4	0.1	0.67	1	0.9	0	0	0
GPT-4o	0.6	0.2	0.33	0.2	0.33	0.4	0.5	0.33	0.6	0	0	0
Claude-3.7-sonnet	1	0.8	0.2	0.33	0.4	0.1	0.33	0.2	0.2	0	0	0
Grok-3	0.33	0.2	1	0.33	0.2	0.1	0.6	0.5	0.33	0	0	0
Doubao-1.5-vision-pro	0.33	0.2	0.1	0.33	0.2	0.1	0.67	0.2	0.1	0	0	0
Kimi-VL-A3B	0	0	0	0	0	0	0	0	0	0	0	0
Qwen2.5-VL-72B	0	0	0	0	0	0	0	0	0	0	0	0

Table 23: Per-circuit pass@k scores (k = 3, 5, 10) for CKT21–CKT24 across multiple models

Model	25. Comparator			26. LDO			27. PLL			28. SAR-ADC		
	p@3	p@5	p@10	p@3	p@5	p@10	p@3	p@5	p@10	p@3	p@5	p@10
Gemini-2.5-pro	0	0	0	0	0	0	0	0	0	0	0	0
GPT-4o	0	0	0	0	0	0	0	0	0	0	0	0
Claude-3.7-sonnet	0	0	0	0	0	0	0	0	0	0	0	0
Grok-3	0	0	0	0	0	0	0	0	0	0	0	0
Doubao-1.5-vision-pro	0	0	0	0	0	0	0	0	0	0	0	0
Kimi-VL-A3B	0	0	0	0	0	0	0	0	0	0	0	0
Qwen2.5-VL-72B	0	0	0	0	0	0	0	0	0	0	0	0

Table 24: Per-circuit pass@k scores (k = 3, 5, 10) for CKT25–CKT28 across multiple models

B.3.2 TESTBENCH DESIGN TASK

ID	Circuit Type	# Metrics	ID	Circuit Type	# Metrics
1	Cross-coupled differential amplifier	CMRR, DC gain, GBW, Phase margin, Power, PSR, SR	7	LDO	LDR, LNR, Drop voltage, DC gain, Phase margin, PSR, Offset
2	Comparator	Delay, Offset	8	VCO	Jitter, Phase noise
3	Bootstrap	ENOB	9	Unit capacitor	MC-mismatch
4	Telescopic cascode OTA	CMRR, DC gain, GBW, Phase margin, Power, PSR, SR	10	Folded cascode OTA	DC gain, SR, Phase margin, GBW, Power
5	PLL	Jitter, Phase noise	11	SAR-ADC	ENOB
6	MOS_Ron	Ron	12	Bandgap	BuildingupV, Noise, PSR, TC

Table 25: Testbench design tasks with metrics to be simulated.

Models	1. Cross-coupled differential amplifier							2. Comparator		3. Boot- strap
	CMRR	DC gain	GBW	Phase margin	Power	PSR	SR	Delay	Offset	ENOB
Gemini-2.5-pro	0	0	0	0	0	0	0	0	0	0
GPT-4o	0 (1)	0	0	0	0(4)	0(2)	0	0(2)	0(2)	0
Claude-3.7-sonnet	0	0	0	0	0	0	0	0	0	0
Grok-3	0	0	0	0	0	0	0	0	0	0
Doubao-1.5-vision-pro	0	0	0	0	0	0	0	0	0	0
Kimi-VL-A3B	0	0	0	0	0	0	0	0	0	0
Qwen2.5-VL-72B	0	0	0	0	0	0	0	0	0	0

Table 26: Cross-coupled differential amplifier, Comparator, and Bootstrap Circuit Design Performance Across Different Models

Models	4. Telescopic cascode OTA							5. PLL		6. MOS_Ron
	CMRR	DC gain	GBW	Phase margin	Power	PSR	SR	Jitter	Phase noise	Ron
Gemini-2.5-pro	0	0	0	0	0	0	0	0	0	0
GPT-4o	0	0	0	0	0	0	0	0	0	0
Claude-3.7-sonnet	0	0	0	0	0	0	0	0	0	0
Grok-3	0	0	0	0	0	0	0	0	0	0
Doubao-1.5-vision-pro	0	0	0	0	0	0	0	0	0	0
Kimi-VL-A3B	0	0	0	0	0	0	0	0	0	0
Qwen2.5-VL-72B	0	0	0	0	0	0	0	0	0	0

Table 27: Telescopic cascode OTA, PLL, and MOS_Ron Performance Across Different Models

Models	7. LDO							8. VCO		9. Unit capacitor
	LDR	LNR	Drop voltage	DC gain	Phase margin	PSR	Offset	Jitter	Phase noise	MC-mismatch
Gemini-2.5-pro	0	0	0	0	0	0	0	0	0	0
GPT-4o	0	0	0	0	0	0	0	0	0	0(3)
Claude-3.7-sonnet	0	0	0	0	0	0	0	0	0	0
Grok-3	0	0	0	0	0	0	0	0	0	0
Doubao-1.5-vision-pro	0	0	0	0	0	0	0	0	0	0
Kimi-VL-A3B	0	0	0	0	0	0	0	0	0	0
Qwen2.5-VL-72B	0	0	0	0	0	0	0	0	0	0



Table 28: LDO, VCO, and Unit Capacitor Performance Across Different Models

Models	10. Folded cascode OTA					11. SAR-ADC	12. Bandgap			
	DC gain	SR	Phase margin	GBW	Power	ENOB	BuildiupV	Noise	PSR	TC
Gemini-2.5-pro	0	0	0	0	0	0	0	0	0	0
GPT-4o	0	0	0	0	0	0	0	0(1)	0	0
Claude-3.7-sonnet	0	0	0	0	0	0	0	0	0	0
Grok-3	0	0	0	0	0	0	0	0	0	0
Doubao-1.5-vision-pro	0	0	0	0	0	0	0	0	0	0
Kimi-VL-A3B	0	0	0	0	0	0	0	0	0	0
Qwen2.5-VL-72B	0	0	0	0	0	0	0	0	0	0

Table 29: Folded Cascode OTA, SAR-ADC, and Bandgap Performance Across Different Models


C TEST EXAMPLES

C.1 EXAMPLES OF PERCEPTION TASKS

Figure 7: Example of **Perception** task in AMSbenchFigure 8: Example of **Partition** task in AMSbench

C.2 EXAMPLES OF ANALYSIS TASKS

Reasoning Task



Question:

According to the following circuit diagram, tell me why the circuit represented by this diagram is an operational amplifier?

Options:

A. Through the coordination of the differential input stage, the high-gain intermediate stage and the output stage, high voltage gain and differential signal processing capabilities are achieved, which conforms to the core characteristics of an operational amplifier, namely "high gain, differential input, and signal amplification ability". Therefore, it belongs to the operational amplifier circuit.

B. This circuit does not meet the typical structural requirements of an operational amplifier: An operational amplifier usually consists of an input stage (differential amplification), a high-gain intermediate stage, and an output stage (such as a push-pull structure), and it needs to have characteristics such as high gain and frequency compensation. However, this circuit only exhibits a differential input structure (M1, M2), lacking the crucial intermediate high-gain amplification stage and the standard output stage (such as a push-pull output circuit), and it also does not have components related to frequency compensation. As a result, it cannot achieve the core functions required for an operational amplifier, such as high gain, low output impedance, and stable amplification. Therefore, it does not belong to an operational amplifier circuit.


C. An operational amplifier needs to have a complete frequency compensation mechanism to ensure the stability of the circuit (for example, by implementing phase margin adjustment through a Miller capacitor, etc.). However, this circuit has not designed any structure related to frequency compensation. It cannot effectively suppress self-excited oscillation under different input signal frequencies, nor can it ensure the stability during closed-loop operation. This is a clear deficiency compared to the stable amplification characteristics (including the stability of the frequency response) that an operational amplifier must meet. Therefore, it does not belong to an operational amplifier circuit.

D. The circuit diagram does not represent an operational amplifier because it lacks the key characteristics of an operational amplifier, such as the feedback mechanism, multi-stage amplification, and buffered output structures. Its output stage is simple and cannot achieve the high gain and stable performance required by an operational amplifier.

Ground Truth: A

Figure 9: Examples of Reasoning task in AMSbench

Function Task




Question:

What is the intended function of the circuit in the diagram?

Ground Truth: D

Figure 10: Example of Function(image as options) task in AMSbench

Function Task



Question:

What is the intended function of the circuit in the diagram?

Options:


A. Op-amp
B. LDO .

C. Comparator
D. Bandgap .

Ground Truth: B

Figure 11: Example of **Function(text as options)** task in AMSbench

Caption Task



Question:

There is a circuit diagram below, please describe this circuit in detail.

Options:

A. In this folded cascode amplifier, cascode transistors M5–M8 are stacked in series with the current mirror and input devices to compensate for the low intrinsic gain of nanometer MOSFETs. The feedback loop around transistor M2 includes cascode M8, which extends the output swing by regulating the drain voltage of M2. The telescopic topology increases output impedance, thereby improving gain without affecting GBW. However, the cascode configuration necessitates a higher supply voltage to maintain proper biasing, resulting in a marginal rise in overall power dissipation.

B. The gain of this voltage amplifier is constrained by the low intrinsic gain of cascode transistors in nanometer MOSFETs. To enhance performance, four cascode devices (M5–M8) are placed in parallel with the input pair and current mirror. Cascode M5 is integrated into the feedback loop around transistor M1, which stabilizes the gain while maximizing output swing. This telescopic configuration significantly boosts both the output impedance and the gain-bandwidth product (GBW) due to improved loop gain, though the additional cascode stages introduce a slight increase in power consumption from elevated bias currents.


C. The gain of such a voltage amplifier is rather limited as the gain per transistor can be quite small for nanometer MOS devices. This is why cascodes are better added. Four cascode MOS transistors are added M5–8 in series with the input devices and current mirror, as shown in this slide. Note that cascode M7 is included in the feedback loop around transistor M3, which allows a larger output swing. This is called the telescopic CMOS OTA. The impedance at the output node increases considerably, but not the GBW.

D. This telescopic CMOS OTA addresses limited per-stage gain by incorporating cascode transistors M5–M8 in series with the differential input pair. Cascode M6 is embedded within the feedback loop surrounding transistor M4, enabling wider output swing and higher DC gain. The elevated output impedance directly enhances the GBW, as the cascodes reduce parasitic capacitance at the output node. Despite the added complexity, power consumption remains unchanged because the cascode devices operate in the saturation region without altering the bias current.

Ground Truth: A

Figure 12: Example of **Caption** task in AMSbench

Electrical_Characteristic Task



Question:

Based on the I_{DS} - V_{GS} characteristic curve on the left, what important circuit characteristic does the MOSFET's threshold voltage (V_T) represent?


Options:

- A. It signifies the gate-source voltage (V_{GS}) at which the MOSFET begins to conduct current, marking the transition from off to on state.
- B. It represents the gate-source voltage (V_{GS}) below which the drain-source current (I_{DS}) is negligible, indicating the device is in the cut-off state.
- C. It indicates the gate-source voltage (V_{GS}) required for the MOSFET to operate in the saturation region, where I_{DS} is largely independent of V_{DS} .
- D. It defines the maximum drain-source current (I_{DS}) that the MOSFET can conduct when fully turned on.

Ground Truth: B

Figure 13: Example of **Electrical Characteristic** task in AMSbench

Switching_Timing Task



Question:

Case (a) is preferable for applications requiring a more dynamic response, as its larger V_{CF} and V_{EA} . Based on the provided timing diagram, in the CMOS image sensor pixel readout process, the S/HR (reset sampling) pulse occurs before the TG (transfer gate) pulse, while the S/HS (signal sampling) pulse occurs after the TG pulse. What is the main purpose of this timing arrangement?

Options:

- A. To ensure that the photodiode has completed its charge integration cycle before the signal is read out, maximizing light sensitivity.
- B. To implement Correlated Double Sampling (CDS) function, by capturing the noise and bias voltage of the Floating Diffusion (FD) node before charge transfer, and then capturing the signal plus noise level after charge transfer.
- C. To prevent charge blooming by ensuring the transfer gate is fully closed before the signal is sampled, thus maintaining pixel isolation.
- D. To optimize the pixel readout speed and reduce latency by sequentially activating the sampling switches at precise intervals.

Ground Truth: B

Figure 14: Example of **Switching Timing** task in AMSbench




Figure 15: Example of **Signal Wave** task in AMSbench




Figure 16: Example of **Layout** task in AMSbench

C.3 EXAMPLES OF DESIGN TASKS

User	Assistant (Circuit Design Prompt)
You are an analog integrated circuits expert.	
Assistant (Circuit Design Prompt)	
<p>You aim to design a topology for a given circuit described in the text. Please ensure your designed circuit topology works properly and achieves the design requirements.</p> <p>Here is an example:</p> <p>Question: Design a 2-stage amplifier (first stage: a common-source stage with current-source load, second stage: a common-source stage with resistor load).</p> <p>Input node name: Vin, Vbias.</p> <p>Output node name: Vout.</p> <p>Answer:</p> <p>Task 1</p> <p>Components Needed</p> <ul style="list-style-type: none"> - NMOS Transistors: M1 and M3 - PMOS Transistors: M2 (used as the current source in the first stage) - Resistors: R1 for the second stage load - Power Supply: Vdd for DC supply - Input Signal Source: Vin, Vbias for biasing and signal input - Capacitors: Not specified but can be included for coupling and bypass applications if required <p>Stage 1: Common-Source Amplifier with Current Source Load</p> <ol style="list-style-type: none"> Transistor Setup: <ul style="list-style-type: none"> - M1(NMOS) as the main amplifying transistor. - Gate of M1 is connected to the input node Vin. - Source of M1 connected to the ground. - Drain of M1 connected to the drain of M2. Biasing: <ul style="list-style-type: none"> - Vin provides the input signal. - Vbias is used to bias M2 (PMOS), ensuring it operates as a current source. Current Source Load (M2): <ul style="list-style-type: none"> - M2, a PMOS transistor, is configured as a current source. - The source of M2 is connected to Vdd, and its gate is connected to Vbias. - Drain of M2 is connected to the drain of M1, providing a high-impedance load. <p>Stage 2: Common-Source Amplifier with Resistor Load</p> <ol style="list-style-type: none"> Transistor Setup: <ul style="list-style-type: none"> - M3 (NMOS) as the main amplifying transistor for the second stage. - Gate of M3 connected to the drain of M1. - Source of M3 connected to the ground. - Drain of M3 connected to Vout through resistor R1. Load and Coupling: <ul style="list-style-type: none"> - R1 connects the drain of M3 to Vdd. This resistor converts the current through M3 into an output voltage. 	<p>Task 2</p> <pre>from PySpice.Spice.Netlist import Circuit from PySpice.Unit import *</pre> <pre>circuit = Circuit('Two-Stage Amplifier') # Define the MOSFET models circuit.model('nmos_model', 'nmos', level=1, kp=100e-6, vto=0.5) circuit.model('pmos_model', 'pmos', level=1, kp=50e-6, vto=-0.5) # Power Supplies for the power and input signal circuit.V('dd', 'Vdd', circuit.gnd, 5.0) # 5V power supply circuit.V('in', 'Vin', circuit.gnd, 1.0) # 1V input for bias voltage circuit.V('bias', 'Vbias', circuit.gnd, 4.0) # 4V input for bias voltage # First Stage: Common-Source with Active Load # parameters: name, drain, gate, source, bulk, model, w, l circuit.MOSFET('I1', 'Drain1', 'Vin', circuit.gnd, circuit.gnd, model='nmos_model', w=50e-6, l=1e-6) circuit.MOSFET('2', 'Drain1', 'Vbias', 'Vdd', 'Vdd', model='pmos_model', w=100e-6, l=1e-6) # Second Stage: Common-Source with Resistor Load circuit.MOSFET('3', 'Vout', 'Drain1', circuit.gnd, circuit.gnd, model='nmos_model', w=100e-6, l=1e-6) circuit.R('1', 'Vout', 'Vdd', 1@u_kΩ) # Analysis Part simulator = circuit.simulator() As you have seen, the output of your designed topology should consist of two tasks: 1. Give a detailed design plan about all devices and their interconnectivity nodes and properties. 2. Write a complete Python code, describing the topology of integrated analog circuits according to the design plan. Please make sure your Python code is compatible with PySpice. Please give the runnable code without any placeholders. Do not write other redundant codes after 'simulator = circuit.simulator()'. There are some tips you should remember all the time: 1. For the MOSFET definition circuit.MOSFET(name, drain, gate, source, bulk, model, w=w1,l=l1), be careful about the parameter sequence. 2. You should connect the bulk of a MOSFET to its source. 3. Please use the MOSFET threshold voltage, when setting the bias voltage. 4. Avoid giving any AC voltage in the sources, just consider the operating points. 5. Make sure the input and output node names appear in the circuit. 6. Avoid using subcircuits. 7. Use nominal transistor sizing. 8. Assume the Vdd = 5.0 V. Question: Design [TASK]. Input node name: [INPUT]. Output node name: [OUTPUT]. Answer: (.....)</pre>

Figure 17: Prompt of Circuit Design task in AMSbench

1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511

User
You are an analog integrated circuits expert.
Assistant (Testbench Design Prompt)
<p>You are an analog circuit design engineer with over 10 years of experience, familiar with the Cadence Spectre simulation environment, CMOS circuit modeling, and various circuit performance testing methods.</p> <p>I will provide a netlist file and schematic diagram of a "certain circuit" (given in both text and image formats). Based on the netlist file, please write a complete Spectre simulation input file (.cir format) to test the "certain performance" of the circuit, while keeping the core structure of the circuit unchanged.</p> <p>Requirements:</p> <p>Add the necessary excitation sources (such as voltage sources, current sources, etc.) and appropriate simulation analysis statements (such as ac, dc, tran, noise, etc.) to test the target performance.</p> <p>The generated .cir file should be directly runnable in Spectre without any additional modifications.</p> <p>Briefly explain your test configuration approach (including input signals, biasing methods, load, power supply, etc.).</p> <p>Please output exactly five separate Spectre testbench code blocks. Each block must be wrapped in triple backticks, like:</p> <pre>// testbench #1 ... // testbench #2 ...</pre> <p>The example of the writing format of the testbench is referred to as follows:</p> <pre><testbench_format.cir></pre>

Figure 18: Prompt of **Testbench Design** task in AMSbench

D CASE STUDY

D.1 PERCEPTION TASK FOR ERROR ANALYSIS




Figure 19: Example of **Total Counting** task across models







Figure 20: Example of **Type-wise Counting** task across models

Figure 21: Example of **Element Classification** task across modelsFigure 22: Example of **Connection Judgment** task across models

Connection Identification Task



Question:

Which components is R15 connected to?


Options:

- A. "Q9"
C. "C2"
E. "Q31"
G. "R18"
- B. "R3"
D. "Q28"
F. "R17"
H. "R15"


Ground Truth : A, E, G


✨ Gemini-2.5-pro: A、E、G

🔗 Grok-3: A、G


 Qwen2.5-VL-72B: **G** GPT-4o: **B**、**F**、**G**

A) Claude-3.7-sonnet: A, E, G

 Doubao-1.5-vision-pro: **A**、**E**、**G**

 **Kimi-VL-A3B-Instruct: A, D, E, F, G, H**Figure 23: Example of **Connection Identification** task across models

Locaiton Description Task



Question:


What part of the circuit does the C4 occupy?

Options:

- A.** Bottom
B. Center
C. Bottom Left
D. Right
E. Top right
F. Left
G. Top left
H. Top
I. Bottom right
Ground Truth : A

🌟 Gemini-2.5-pro: I


❧ Grok-3: A

 Qwen2.5-VL-72B: **A** **GPT-4o: C**



AI Claude-3.7-sonnet: I

 Doubao-1.5-vision-pro: B


 Kimi-VL-A3B-Instruct: CFigure 24: Example of **Location Description** task across models

Figure 25: Example of **Topology Generation** task across models

D.2 ANALYSIS TASK FOR ERROR ANALYSIS

Figure 26: Example of **Function Text** task across modelsFigure 27: Example of **Function Image** task across models

Partition Task



Question:

Which structural elements does the circuit include?

Options:

A. Diode-connected load

B. Wilson current mirror

C. Cascode current mirror

D. Source degenerated differential pair


E. Active load(current mirror load) .


F. Differential pair .


G. Simple current mirror.


H. Common-source amplifier .


Groud Truth: A、 E、 F、 G、 H


 Gemini-2.5-pro: **E、 F、 G、 H**

 Qwen2.5-VL-72B: **A、 C、 D、 E**

 Claude-3.7-sonnet: **C、 F**

 Doubao-1.5-vision-pro: **E、 F**

 Grok-3: **E、 F**

 GPT-4o: **E、 F、 H**


 Kimi-VL-A3B-Instruct: **D**

Figure 28: Example of **Partition Identification** task across models

What distinguishes this circuit as an operational amplifier in the given diagram?

This circuit qualifies as an operational amplifier because: The circuit includes a differential input stage formed by transistors Mn1 and Mn2, which is a fundamental feature of any operational amplifier. These transistors receive differential signals at their gates (VIN+ and VIN-), enabling differential signal amplification. Tail current sources are implemented using transistors Mp1 and Mp2, which help set a proper operating point for Mp3-Mp4. The transistors Mn3-Mn6 form a cascode current source, indicated by the bias voltage Vb2 and Vb5, which can increase output impedance. A gain stage is formed by transistors Mn5 and Mn6, which further amplify the signal. The outputs VO1 and VO2 suggest a differential output configuration, which is common in fully differential op-amp designs. Multiple bias voltages (Vb1, Vb2, Vb3, Vb4, and Vb5) are used to properly bias various stages of the circuit, which is a typical approach in analog integrated op-amp design to maintain correct operating points.

The circuit is an operational amplifier primarily due to its differential pair M_{n1} and M_{n2}, which amplify the input voltage difference through a resistive load formed by M_{p3} and M_{p4}. A current source at the tail of the input stage, implemented by M_{n5} and M_{n6} under V_{b2} control, sets the quiescent current. The cascode stage M_{p1} and M_{p2} provides voltage gain by stacking transistors, while M_{p5} and M_{p6} serve as active loads for the output stage, producing the differential outputs VO1 and VO2. The bias voltages (V_{b1}–V_{b5}) are critical for adjusting the transconductance of the input stage and tuning the cascode's gain, which aligns with conventional op-amp architectures that prioritize high open-loop gain and differential signal processing. (x)

This circuit qualifies as an operational amplifier because: The circuit includes a differential input stage formed by transistors Mm1 and Mm2, which is a fundamental feature of any operational amplifier. These transistors receive differential signals at their gates (VIN+ and VIN-), enabling differential signal amplification. Tail current sources are implemented using transistors Mp1 and Mp2, which help to set a proper operating point for Mp3-Mp4. The transistors Mn3-Mn6 form a cascode current source, indicated by the bias voltage Vb2 and Vb5, which can increase output impedance. A gain stage is built with transistors Mp3, Mp4, which function as a cascode and further amplify the signal. The outputs VO1 and VO2 suggest a differential output configuration, which is common in fully differential op-amp designs. Multiple bias voltages (Vb1, Vb2, Vb3, Vb4, and Vb5) are used to properly bias various stages of the circuit, which is a typical approach in analog integrated op-amp design to maintain correct operating points. (✓)

This circuit qualifies as an operational amplifier because: The circuit includes a differential input stage formed by transistors M1 and M2, which is a fundamental feature of any operational amplifier. These transistors receive differential signals at their gates (VIN+ and VIN-), enabling differential signal amplification. Tail current sources are implemented using transistors Mp1 and Mp2, which help to set a proper operating point for Mp3-Mp4. The transistors Mn3-Mn6 form a cascode current source, indicated by the bias voltage Vb2 and Vb5, which can increase output impedance. A gain stage is built with transistors Mp3, Mp4, which function as a cascode and further amplify the signal. The outputs VO1 and VO2 suggest a differential output configuration, which is common in fully differential op-amp designs. Multiple bias voltages (Vb1, Vb2, Vb3, Vb4, and Vb5) are used to properly bias various stages of the circuit, which is a typical approach in analog integrated op-amp design to maintain correct operating points. (v)

This circuit qualifies as an operational amplifier because: The circuit includes a differential input stage formed by transistors Mn1 and Mn2, which is a fundamental feature of any operational amplifier. These transistors receive differential signals at their gates (VIN+ and VIN-), enabling differential signal amplification. Tail current sources are implemented using transistors Mp1 and Mp2, which help to set a proper operating point for Mp3-Mp4. The transistors Mn3-Mn6 form a cascode current source, indicated by the bias voltage Vb2 and Vb5, which can increase output impedance. A gain stage is built with transistors Mp3, Mp4, which function as a cascode and further amplify the signal. The outputs VO1 and VO2 suggest a differential output configuration, which is common in fully differential op-amp designs. Multiple bias voltages (Vb1, Vb2, Vb3, Vb4, and Vb5) are used to properly bias various stages of the circuit, which is a typical approach in analog integrated op-amp design to maintain correct operating points. (v)

The circuit is an operational amplifier primarily due to its differential pair Mn1 and Mn2, which amplify the input voltage difference through a resistive load formed by Mp3 and Mp4. A current source at the tail of the input stage, implemented by Mn5 and Mn6 under Vb2 control, sets the quiescent current. The cascode stage Mp1 and Mp2 provides voltage gain by stacking transistors, while Mp5 and Mp6 serve as active loads for the output stage, producing the differential outputs VO1 and VO2. The bias voltages (Vb1–Vb5) are critical for adjusting the transconductance of the input stage and tuning the cascode's gain, which aligns with conventional op-amp architectures that prioritize high open-loop gain and differential signal processing. (x)

The circuit is an operational amplifier primarily due to its differential pair Mn1 and Mn2, which amplify the input voltage difference through a resistive load formed by Mp3 and Mp4. A current source at the tail of the input stage, implemented by Mn5 and Mn6 under Vb2 control, sets the quiescent current. The cascode stage Mp1 and Mp2 provides voltage gain by stacking transistors, while Mp5 and Mp6 serve as active loads for the output stage, producing the differential outputs VO1 and VO2. The bias voltages (Vb1–Vb5) are critical for adjusting the transconductance of the input stage and tuning the cascode's gain, which aligns with conventional op-amp architectures that prioritize high open-loop gain and differential signal processing. (x)

This circuit qualifies as an operational amplifier because: The circuit includes a differential input stage formed by transistors Mm1 and Mm2, which is a fundamental feature of any operational amplifier. These transistors receive differential signals at their gates (VIN+ and VIN-), enabling differential signal amplification. Tail current sources are implemented using transistors Mp1 and Mp2, which help to set a proper operating point for Mp3-Mp4. The transistors Mn3-Mn6 form a cascode current source, indicated by the bias voltage Vb2 and Vb5, which can increase output impedance. A gain stage is built with transistors Mp3, Mp4, which function as a cascode and further amplify the signal. The outputs VO1 and VO2 suggest a differential output configuration, which is common in fully differential op-amp designs. Multiple bias voltages (Vb1, Vb2, Vb3, Vb4, and Vb5) are used to properly bias various stages of the circuit, which is a typical approach in analog integrated op-amp design to maintain correct operating points. (v)

35




Figure 30: Example of Caption Generation task across models

1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997




Figure 31: Example of **ElectricalCharacteristic** task across models

1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051

Signal Wave Task

40mV 1.8µs 40mV 2µs/div V_O 420mA 20mA I_{LOAD}

Question:

Based on the provided waveform plot, what is the peak-to-peak output voltage deviation observed for this voltage regulator during load transient changes?

Options:

- A. 40mV.
- B. 80mV.
- C. 20mV.
- D. 60mV.

Ground Truth: B

Gemini-2.5-pro: **B**

Grok-3: **A**

Qwen2.5-VL-72B: **B**

GPT-4o: **A**


Claude-3.7-sonnet: **B**

Kimi-VL-A3B-Instruct: **A**

Doubao-1.5-vision-pro: **B**

Figure 32: Example of **Signal Wave** task across models

Switch Timing Task



Question:

In timing diagrams (b), (c), and (d), the delay labeled t_g exists between the rising edge of signals $Q1$, $Q2$, or $Q3$ and the rising edge of their corresponding req_{grp} signals (e.g., $req_{grp} \in$, $req_{grp} \cdot R1$, or $req_{grp} \cdot R1R2$). Analyzing circuit diagram (a), what role does this t_g delay play in the circuit?

Options:

- A. It signifies the delay from the rising edge of the input request signal (req_{in} , req_{R1} , req_{R2}) until the internal state signals ($Q1$, $Q2$, $Q3$) begin to change.
- B. It represents the inherent processing delay required for the circuit to generate the external request signal after the internal state signals ($Q1$, $Q2$, $Q3$) have stabilized.
- C. It is merely the cumulative propagation delay of the combinational logic gates (OD1, OD2, and others) that directly follow the Q signals to produce the req_{grp} outputs.
- D. It is a fixed delay added to prevent race conditions between the req_{grp} signals and their corresponding ack_{grp} signals in the handshake protocol.

Ground Truth: B

🌟 Gemini-2.5-pro: **B**

🌟 Grok-3: **B**

🌟 Qwen2.5-VL-72B: **B**

🌟 GPT-4o: **B**

🌟 Claude-3.7-sonnet: **C**

🌟 Kimi-VL-A3B-Instruct: **A**

🌟 Doubao-1.5-vision-pro: **C**

Figure 33: Example of **Switching Timing** task across models

Layout Task

Question:

The provided image illustrates a common Design Rule Check (DRC) principle applied to OPC (Optical Proximity Correction) layers in integrated circuit layout. Based on the visual examples and typical DRC considerations for manufacturability, which of the following statements accurately describes a forbidden geometric configuration for these layers??

Options:

- A. For the OPC layers, any edge of length $< 1.0 \times$ minimum width must be adjacent to an edge of length greater than $1.0 \times$ minimum width.
- B. For the OPC layers, any edge of length $< 1.0 \times$ minimum width cannot have another adjacent edge of length $< 1.0 \times$ minimum width.
- C. For the OPC layers, any edge of length $< 1.0 \times$ minimum width cannot have more than one adjacent edge of length $< 1.0 \times$ minimum width.
- D. For the OPC layers, any edge of length $< 1.0 \times$ minimum width cannot have another adjacent edge of length equal to or greater than $1.0 \times$ minimum width.

Ground Truth: B

Gemini-2.5-pro: **B**

Qwen2.5-VL-72B: **B**

Claude-3.7-sonnet: **B, C**

Doubao-1.5-vision-pro: **B**



Grok-3: **B**

GPT-4o: **B**

Kimi-VL-A3B-Instruct: **B**

Figure 34: Example of **Layout** task across models

D.3 DESIGN TASK FOR ERROR ANALYSIS

Figure 35: Example of **Circuit Design** task by GPT-4oFigure 36: Example of **Testbench Design** task by GPT-4o

