Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration

Open Webpage

Endri Taka, Ning-Chi Huang, Chi-Chih Chang, Kai-Chiang Wu, Aman Arora, Diana Marculescu

Published: 01 Jan 2025, Last Modified: 20 May 2025FPGA 2025EveryoneRevisionsBibTeXCC BY-SA 4.0