Accelerating non-volatile/hybrid processor cache design space exploration for application specific embedded systems

Mohammad Shihabul Haque, Ang Li, Akash Kumar, Qingsong Wei

Abstract: In this article, we propose a technique to accelerate non-volatile/hybrid of volatile and non-volatile processor cache design space exploration for application specific embedded systems. Utilizing a novel cache behavior modeling equation and a new accurate cache miss prediction mechanism, our proposed technique can accelerate NVM/hybrid FIFO processor cache design space exploration for SPEC CPU 2000 applications up to 249 times compared to the conventional approach.

External IDs:dblp:conf/aspdac/HaqueLKW15