Real-Time Dynamic Voltage Loop Scheduling for Multi-Core Embedded Systems

Published: 2007, Last Modified: 14 May 2025IEEE Trans. Circuits Syst. II Express Briefs 2007EveryoneRevisionsBibTeXCC BY-SA 4.0
Abstract: In this brief, we propose a novel real-time loop-scheduling technique to minimize energy consumption via dynamic voltage scaling (DVS) for applications with loops considering transition overhead. One algorithm, dynamic voltage loop scheduling (DVLS), is designed integrating with DVS. In DVLS, we repeatedly regroup a loop based on rotation scheduling and decrease the energy by DVS as much as possible within a timing constraint. We conduct the experiments on a set of digital signal processing benchmarks. The experimental results show that DVLS achieves big energy saving compared with the traditional time-performance-oriented scheduling algorithm
Loading