Toggle navigation
OpenReview
.net
Login
×
Go to
DBLP
homepage
DAGSizer: A Directed Graph Convolutional Network Approach to Discrete Gate Sizing of VLSI Graphs
Chung-Kuan Cheng
,
Chester Holtz
,
Andrew B. Kahng
,
Bill Lin
,
Uday Mallappa
Published: 01 Jan 2023, Last Modified: 15 May 2025
ACM Trans. Design Autom. Electr. Syst. 2023
Everyone
Revisions
BibTeX
CC BY-SA 4.0
Loading