DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model

Open Webpage

Yi Liu, Changran Xu, Yunhao Zhou, Zeju Li, Qiang Xu

Published: 01 Jan 2025, Last Modified: 18 Sept 2025ICLR 2025EveryoneRevisionsBibTeXCC BY-SA 4.0