Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
External IDs:dblp:journals/todaes/PinckneyBLRK25
Loading
OpenReview is a long-term project to advance science through improved peer review with legal nonprofit status. We gratefully acknowledge the support of the OpenReview Sponsors. © 2026 OpenReview