Live Demonstration: 5-bit signed SRAM-based DNN CIM for Image Recognition

Óscar Pereira-Rial, Daniel García-Lesta, Lorenzo Vaquero, Paula López, Víctor M. Brea, Diego Cabello

Abstract: This live demonstration shows a mixed-signal Computer In Memory (CIM) macro deep neural network (DNN) integrated circuit in 180 nm CMOS technology for image recognition. Images are coded as pulse width modulation (PWM) signals. DNN weights are stored as voltages in 6T-SRAM memories which drive current sources inside every multiplier. Multipliers are arranged within processing elements laid down in a 2D mesh suitable for image processing. The power consumption per multiplier of the CIM macro is of 0.22 µW, below state-of-the-art competitors following the same multiply and accumulate (MAC) principle.