Toggle navigation
OpenReview
.net
Login
×
Go to
DBLP
homepage
LitePred: Transferable and Scalable Latency Prediction for Hardware-Aware Neural Architecture Search
Chengquan Feng
,
Li Lyna Zhang
,
Yuanchi Liu
,
Jiahang Xu
,
Chengruidong Zhang
,
Zhiyuan Wang
,
Ting Cao
,
Mao Yang
,
Haisheng Tan
Published: 01 Jan 2024, Last Modified: 19 Feb 2025
NSDI 2024
Everyone
Revisions
BibTeX
CC BY-SA 4.0
Loading