OpenReview
.net
OpenReview
.net
Login
OpenReview
.net
Login
Go to
USS 2017
homepage
Strong and Efficient Cache Side-Channel Protection using Hardware Transactional Memory
Daniel Gruss
,
Julian Lettner
,
Felix Schuster
,
Olga Ohrimenko
,
István Haller
,
Manuel Costa
2017 (modified: 10 May 2021)
USENIX Security Symposium 2017
Readers:
Everyone
0 Replies
Loading