# Scalable Training of Language Models using JAX pjit and TPUv4

Anonymous ACL submission

#### Abstract

 Modern large language models require dis- tributed training strategies due to their size. The challenges of efficiently and robustly training them are met with rapid developments on both software and hardware frontiers. In this tech- nical report, we explore challenges and design decisions associated with developing a scalable training framework, and present a quantitative analysis of efficiency improvements coming from adopting new software and hardware so-**011** lutions.

# **<sup>012</sup>** 1 Introduction

 Scaling up is one of the most common ways of ob- taining better language models [\(Raffel et al.,](#page-4-0) [2020\)](#page-4-0). Once the model size becomes large enough to pro- hibit fitting the entire model on a single device, new challenges arise. On the hardware side, ex- tensive amounts of compute resources with large memory and fast interconnect are needed. On the software side, algorithms need to be developed that efficiently utilize that hardware, and optimize the time and resources necessary to train a model.

 This technical report explores the challenges our team has faced when scaling language models to hundreds of billions of parameters, and how our proprietary framework, FAX, is designed to address those challenges. We focus on the breakthroughs [i](#page-4-1)n training efficiency achieved by using JAX [\(Brad-](#page-4-1) [bury et al.,](#page-4-1) [2018\)](#page-4-1) to enable tensor and data paral- lelism through GSPMD [\(Xu et al.,](#page-4-2) [2021\)](#page-4-2), XLA, and Google Cloud TPU VMs [\(Spiridonov,](#page-4-3) [2021\)](#page-4-3), highlighting the use of recently released TPU v4 Pods [\(Selvan and Kanwar,](#page-4-4) [2021\)](#page-4-4).

### **<sup>034</sup>** 2 The FAX Framework

 To accelerate research, development, and produc-036 tion of large language models, the underlying train- ing framework should make it easy to experiment with new model architectures and training algo-rithms, while also being seamlessly scalable and

<span id="page-0-0"></span>

Figure 1: Simplified DAG representations of a variety of model architectures: decoder-only Transformer [\(Vaswani et al.,](#page-4-5) [2017\)](#page-4-5), Mixture of Experts [\(Shazeer et al.,](#page-4-6) [2017\)](#page-4-6), and Bootstrap Your Own Latent [\(Grill et al.,](#page-4-7) [2020\)](#page-4-7). A versatile training framework should make a wide range of architectures, including those, easy to implement.

easy to integrate with other workflows, such as **040** model evaluation or data processing. **041**

That motivates the modular design of FAX, **042** which allows for a maintainable and malleable **043** codebase, in which the data loading, hardware **044** acquisition, model serialization, model definition, **045** and compilation modules are all logically separate, **046** making it easy to change any one of those parts in  $\frac{047}{2}$ isolation, as new advancements are made. **048**

### **2.1 Model Definition 049**

A user's configuration file is parsed into a precise **050** abstract description of a machine learning model. **051** The description is constrained to the form of a Di- **052** rected Acyclic Graph (DAG), the nodes of which **053** are parameterized functions (see Fig. [1\)](#page-0-0). Those **054** often correspond to entities usually referred to as **055** 'layers', such as Transformer blocks, but developers **056** are free to define any nodes they wish. **057**

Having this abstract intermediate representation **058** of a model opens up possibilities for static analysis **059** – for example, the memory requirements or latency **060**

**061** estimates for the model can be computed at this **062** point. Such analysis can be used to aid model **063** compilation and experiment design.

#### **064** 2.2 Model Compilation using pjit

 Given the abstract model definition and avail- able hardware resources, this module compiles the model's training step (and other required functions, e.g. validation step) into a function executed on all the provided hardware in a distributed fashion.

 Multiple implementations of this step can be written, and switched between, thanks to the mod- ularity of the framework. For example, the entire model may be compiled, with tensor-parallelism, onto a single hardware unit (such as a GPU, or a TPU Pod slice), or a strategy may be devised for **partitioning the model DAG over multiple hetero-**geneous hardware units.

 The backbone of FAX model compilation is the **p**jit (partitioned just-in-time compilation) fea- ture of JAX, which allows for compiling an arbi-081 trary JAX function into an SPMD (single program, multiple data) XLA computation that runs on multi- ple devices, potentially on multiple hosts. For each pjit-ted function, the programmer only needs to specify how the inputs and outputs of the func- tion shall be partitioned, although one can also add custom sharding constraints for any intermediate variables inside the function to further control the compilation.

 The use of pjit requires specifying a logical 091 mesh of devices, which is simply an  $n$ -dimensional array of physical devices (e.g. TPU cores). Each of the dimensions of the logical mesh may be referred to as a 'logical mesh axis' and has an associated name. The partitioning specification for inputs and outputs of pjit-ted functions is then a description of which axes of the tensors should be partitioned across which logical mesh axes. A single axis of a tensor may be partitioned across one, none, or multiple logical mesh axes. For example, one may use a 2-dimensional logical mesh with 'data par- allelism' and 'tensor parallelism' axes, and then partition the batch and embedding dimensions of all activations along those two logical axes, respec-**105** tively.

 pjit makes it straightforward to implement data and tensor parallelism, and experiment with the trade-offs between the two, and is a key mecha-nism powering the FAX training framework.

<span id="page-1-0"></span>

Figure 2: A simplified timing diagram (not to scale) of a forward and backward pass through three layers, distributed across three devices. Left: pipeline parallelism, right: tensor parallelism.  $F_i$  and  $B_i$  denote the forward and backward pass of the ith layer, respectively. In the tensor parallelism paradigm, each of those computations is further partitioned into smaller computations  $F_{i,j}$  and  $B_{i,j}$ , executed on devices  $D_i$ . The idleness in pipeline parallelism can be traded off for increased inter-device communication in tensor parallelism.

## 3 Model Parallelism in FAX **<sup>110</sup>**

Contemporary large language models are too big **111** to be trained on a single accelerator. A 6.7B- **112** parameter model, for example, requires 25GiB of **113** memory for just the parameters (stored as float 32). Even a single state-of-the-art GPU (e.g. a 40GB 115 NVIDIA A100) or a TPUv4 accelerator may not be **116** large enough to train such a model, once memory **117** required for the optimizer state is accounted for. **118** Thus, partitioning the model across multiple accel- **119** erators is necessary. Two common ways of doing **120** that are *pipeline parallelism* and *tensor parallelism*, **121** illustrated in Fig. [2.](#page-1-0) **122**

#### 3.1 Pipeline Parallelism **123**

A pipeline parallelism solution, such as **124** GPipe [\(Huang et al.,](#page-4-8) [2019\)](#page-4-8), would partition **125** the model into groups of consecutive layers. Each **126** batch of data then needs to be processed on one **127** accelerator, then the following one, and so on. **128** After the forward pass, the backward pass needs to **129** be run on the accelerators in reversed order. **130**

 Pipeline parallelism is particularly effective when the user has access to multiple, possibly het- erogeneous, compute units without fast intercon- nect between them. The forward and backward functions of the given layers can be compiled inde- pendently, supporting heterogeneity, and the only communication is the passing of activations and gradients once per device, as opposed to tensor par- allelism, which requires collective communication after most of model layers.

 The main drawback of pipeline parallelism is that the accelerators spend significant amounts of time idle. Methods of decreasing the idle- ness exist, but come at a cost; for example, PipeDream [\(Narayanan et al.,](#page-4-9) [2019\)](#page-4-9) achieves that by introducing parameter staleness.

### **147** 3.2 Tensor Parallelism

 An alternative form of model parallelism, which in- troduces different trade-offs, is *tensor parallelism* – partitioning large tensors (model weights and ac- tivations alike) across accelerators. Large compu- tations, such as matrix multiplications, can then be performed in parallel across multiple devices and collated. The frequent need for all-gather op- erations may seem worrying, but with fast enough interconnect (such as that in TPU Pods), tensor parallelism can be the most efficient solution.

 We apply tensor parallelism to our transformer models by sharding all the large model weight ten- sors and the activations. This places almost no con- straints on the model, albeit we do require that the number of attention heads be divisible by the order of tensor parallelism, so that the heads of multi- headed attention blocks can be distributed across accelerators. pjit correctly infers the optimal sharding for any intermediate tensors, wherever we do not specify sharding constraints explicitly.

#### **168** 3.3 Combining Multiple Kinds of Parallelism

 The model parallelism methods mentioned above are not mutually exclusive - in fact, both types of parallelism can be combined, and furthermore, they can be combined with *data parallelism*, which means processing different subsets of a batch of data on different devices in parallel.

 We found that as long as the model resides on a single hardware unit that has fast interconnect between the accelerators, it is sufficient and even optimal to use tensor and data parallelism only. We present quantitative results, supporting that state-ment, in Section [5.1.](#page-2-0)

#### 4 TPU v4 and Multi-Host Training **<sup>181</sup>**

Two hardware types most commonly used for train- **182** ing large neural networks, at present, are Graphics **183** Processing Units (GPUs) and Google's Tensor Pro- **184** cessing Units (TPUs) [\(Wang et al.,](#page-4-10) [2019\)](#page-4-10). We have **185** primarily been using the latter for our large scale **186 training.** 187

#### 4.1 Using TPU VMs for Distributed Training **188**

Since 2021, Google Cloud offers direct access to **189** TPU VMs – a user can connect directly to a TPU **190** host machine, with direct access to a number of **191** TPU chips, set up their environment there, and run **192** code directly on the local devices. That procedure **193** can be scaled up to a larger TPU Pod slice (set **194** of TPU hosts residing in a single physical Pod) **195** containing multiple TPU VMs. Each VM may run **196** the same code on different data, and the VMs may **197** communicate over the Pod's fast interconnect. **198**

Running JAX on TPU Pods requires users to run **199** the code on all hosts in the Pod simultaneously. **200** The users need to explicitly handle coordination of **201** [e](#page-4-11)xecution across TPU VMs. We use Ray [\(Moritz](#page-4-11) **202** [et al.,](#page-4-11) [2018\)](#page-4-11), a distributed computing framework, **203** to achieve that. FAX establishes a Ray node cluster **204** consisting of a main host VM and TPU VMs. The **205** host is responsible for sending code and artifacts **206** required for training to the TPU VMs, running the **207** training step on each TPU VM using remote calls, **208** and retrieving metrics and other outputs. **209**

#### 4.2 Google Cloud TPU v4 Pods **210**

We have recently been granted access to Google's **211** new 4th generation TPUs, which more than dou- **212** ble the computational power of their predecessor, **213** TPU v3. TPU v4 cores provide 275 peak TFLOPS **214** of compute power (compared to TPU v3's 122 peak **215** TFLOPS). That increase in performance has en- **216** abled us to iterate on ideas and validate them at a **217** much faster pace than before. **218** 

## 5 Results **<sup>219</sup>**

#### <span id="page-2-0"></span>5.1 Comparison to Previous Framework **220**

Our previous proprietary training framework is **221** built with TensorFlow [\(Abadi et al.,](#page-4-12) [2015\)](#page-4-12) and uses **222** pipeline parallelism as the only means of scaling **223** the model. The unsuitability of that method for our **224** setting, related to sub-optimal hardware utilization **225** ('pipeline bubbles'), is illustrated in Fig. [3.](#page-3-0) **226**

<span id="page-3-0"></span>

Figure 3: Comparison of the training step time of a 350M-parameter transformer model on TPU v4-32, using different kinds of model parallelism. The pipelineparallel training is optimized with GPipe [\(Huang et al.,](#page-4-8) [2019\)](#page-4-8), with optimal micro-batch size, while the tensorparallel training uses the optimal sharding configuration.

<span id="page-3-1"></span>

Table 1: Sizes of transformer models that can be trained on a single TPU v4 Pod slice, without the need for pipeline parallelism. The figures assume a batch size of 1, sequence length of 2048, and maximal tensor parallelism. The Adam optimizer [\(Kingma and Ba,](#page-4-13) [2015\)](#page-4-13) was used for all experiments. The hidden dimensions were fixed at 5120, 10240, 16384, for the three Pod slice sizes respectively, while the number of layers was maximized, up to a precision of 10 layers. Standard deviation of step time over 10 steps is given.

#### **227** 5.2 Model Scalability with TPU v4

 While FAX supports pipeline parallelism, given the number of TPU v4 cores available to us, we are able to train extremely large models using tensor and data parallelism only. The capacity of different sizes of TPU v4 Pod slices is presented in Table [1.](#page-3-1)

 Transitioning from TPU v3 to TPU v4, we have so far achieved a total speedup of around 1.7x (see Fig. [4\)](#page-3-2). It is a remaining challenge to optimize our model compilation to maximally benefit from the faster computation of TPU v4.

# **<sup>238</sup>** 6 Challenges

 The possibilities unlocked by distributed training come at a cost of having to manage the complex- ity of distributed systems. Failures of individual hardware hosts do occur, and minimizing the lost

<span id="page-3-2"></span>

Figure 4: Time spent computing the forward pass, loss, and backward pass of a 124M-parameter transformer model (batch size 32, sequence length 2048). The superior compute power of TPU v4 chips is reflected in the observed 1.7x speedup of the total step time. The speedups for the forward and backward passes are 2x and 1.6x, respectively, suggesting our backward pass spends a larger portion of time on communication.

computation and engineering effort necessary to **243** restart training is a complex problem. **244**

A further lesson we have learned is that ensuring **245** correctness of a framework for training large neural **246** networks is difficult, because the networks tend to **247** still achieve good (but sub-optimal) performance in **248** the presence of non-breaking bugs, and problems **249** that result in a slight performance deterioration may **250** long stay undetected. **251**

# 7 Conclusions **<sup>252</sup>**

The design of a versatile distributed training frame- **253** work needs to address multiple challenges. Meticu- **254** lous codebase design is required to enable seamless **255** scalability, efficient utilization of powerful com- **256** pute, and rapid prototyping of models and training **257** algorithms. **258**

We have described the modular design of our **259** training framework and its utilization of state-of- **260** the-art hardware (TPU v4) and software (JAX and **261** pjit) to perform efficient, large-scale, parallel com- **262** putation. Our experiments illustrate the capabilities **263** of TPU v4, and the importance of the choice of **264** training parallelization strategy. **265**

## Acknowledgements **266**

We thank James Bradbury, Skye Wanderman- **267** Milne, Vaibhav Singh, Yash Katariya, Almond Au, **268** and other members of the Google JAX and TPU **269** teams, for their support in working with their tech- **270** nologies. **271**

#### References

- <span id="page-4-12"></span> Martín Abadi, Ashish Agarwal, Paul Barham, Eugene Brevdo, Zhifeng Chen, Craig Citro, Greg S. Cor- rado, Andy Davis, Jeffrey Dean, Matthieu Devin, Sanjay Ghemawat, Ian Goodfellow, Andrew Harp, Geoffrey Irving, Michael Isard, Yangqing Jia, Rafal Jozefowicz, Lukasz Kaiser, Manjunath Kudlur, Josh Levenberg, Dan Mané, Rajat Monga, Sherry Moore, Derek Murray, Chris Olah, Mike Schuster, Jonathon Shlens, Benoit Steiner, Ilya Sutskever, Kunal Talwar, Paul Tucker, Vincent Vanhoucke, Vijay Vasudevan, Fernanda Viégas, Oriol Vinyals, Pete Warden, Mar- tin Wattenberg, Martin Wicke, Yuan Yu, and Xiao- qiang Zheng. 2015. [TensorFlow: Large-scale ma-](http://tensorflow.org/) [chine learning on heterogeneous systems.](http://tensorflow.org/) Software available from tensorflow.org.
- <span id="page-4-1"></span> James Bradbury, Roy Frostig, Peter Hawkins, Matthew James Johnson, Chris Leary, Dougal Maclaurin, George Necula, Adam Paszke, Jake VanderPlas, Skye Wanderman-Milne, and Qiao Zhang. 2018. [JAX: composable transformations of](http://github.com/google/jax) [Python+NumPy programs.](http://github.com/google/jax)
- <span id="page-4-7"></span> Jean-Bastien Grill, Florian Strub, Florent Altché, Corentin Tallec, Pierre Richemond, Elena Buchatskaya, Carl Doersch, Bernardo Avila Pires, Zhaohan Guo, Mohammad Gheshlaghi Azar, Bilal Piot, koray kavukcuoglu, Remi Munos, and Michal Valko. 2020. [Bootstrap your own latent - a new](https://proceedings.neurips.cc/paper/2020/file/f3ada80d5c4ee70142b17b8192b2958e-Paper.pdf) [approach to self-supervised learning.](https://proceedings.neurips.cc/paper/2020/file/f3ada80d5c4ee70142b17b8192b2958e-Paper.pdf) In *Advances in Neural Information Processing Systems*, volume 33, pages 21271–21284. Curran Associates, Inc.
- <span id="page-4-8"></span> Yanping Huang, Youlong Cheng, Ankur Bapna, Orhan Firat, Dehao Chen, Mia Chen, HyoukJoong Lee, Ji- quan Ngiam, Quoc V Le, Yonghui Wu, et al. 2019. Gpipe: Efficient training of giant neural networks using pipeline parallelism. *Advances in neural infor-mation processing systems*, 32:103–112.
- <span id="page-4-13"></span> [D](http://arxiv.org/abs/1412.6980)iederik P. Kingma and Jimmy Ba. 2015. [Adam: A](http://arxiv.org/abs/1412.6980) [method for stochastic optimization.](http://arxiv.org/abs/1412.6980) In *3rd Inter- national Conference on Learning Representations, ICLR 2015, San Diego, CA, USA, May 7-9, 2015, Conference Track Proceedings*.
- <span id="page-4-11"></span> Philipp Moritz, Robert Nishihara, Stephanie Wang, Alexey Tumanov, Richard Liaw, Eric Liang, Melih Elibol, Zongheng Yang, William Paul, Michael I. Jordan, and Ion Stoica. 2018. [Ray: A distributed](http://arxiv.org/abs/1712.05889) [framework for emerging ai applications.](http://arxiv.org/abs/1712.05889)
- <span id="page-4-9"></span> Deepak Narayanan, Aaron Harlap, Amar Phanishayee, Vivek Seshadri, Nikhil R. Devanur, Gregory R. Ganger, Phillip B. Gibbons, and Matei Zaharia. 2019. [Pipedream: Generalized pipeline parallelism for dnn](https://doi.org/10.1145/3341301.3359646) [training.](https://doi.org/10.1145/3341301.3359646) In *Proceedings of the 27th ACM Sympo- sium on Operating Systems Principles*, SOSP '19, page 1–15, New York, NY, USA. Association for Computing Machinery.
- <span id="page-4-0"></span> Colin Raffel, Noam Shazeer, Adam Roberts, Katherine Lee, Sharan Narang, Michael Matena, Yanqi Zhou,

Wei Li, and Peter J. Liu. 2020. [Exploring the limits](http://jmlr.org/papers/v21/20-074.html) **329** [of transfer learning with a unified text-to-text trans-](http://jmlr.org/papers/v21/20-074.html) **330** [former.](http://jmlr.org/papers/v21/20-074.html) *J. Mach. Learn. Res.*, 21:140:1–140:67. **331**

<span id="page-4-4"></span>Aarush Selvan and Pankaj Kanwar. 2021. **332** Google showcases cloud tpu v4 pods for **333** large model training. [https://cloud.](https://cloud.google.com/blog/topics/tpus/google-showcases-cloud-tpu-v4-pods-for-large-model-training) **334** [google.com/blog/topics/tpus/](https://cloud.google.com/blog/topics/tpus/google-showcases-cloud-tpu-v4-pods-for-large-model-training) **335** google-showcases-cloud-tpu-v4-pods-for-large-m Accessed: 2022-02-21. **337** 

- <span id="page-4-6"></span>Noam Shazeer, Azalia Mirhoseini, Krzysztof Maziarz, **338** Andy Davis, Quoc V. Le, Geoffrey E. Hinton, and **339** Jeff Dean. 2017. [Outrageously large neural networks:](https://openreview.net/forum?id=B1ckMDqlg) **340** [The sparsely-gated mixture-of-experts layer.](https://openreview.net/forum?id=B1ckMDqlg) In *5th* **341** *International Conference on Learning Representa-* **342** *tions, ICLR 2017, Toulon, France, April 24-26, 2017,* **343** *Conference Track Proceedings*. OpenReview.net. **344**
- <span id="page-4-3"></span>Alexander Spiridonov. 2021. New cloud 345<br>tpu vms make training your ml mod- 346 tpu vms make training your ml mod- **346** els on tpus easier than ever. [https:](https://cloud.google.com/blog/products/compute/introducing-cloud-tpu-vms) **347** [//cloud.google.com/blog/products/](https://cloud.google.com/blog/products/compute/introducing-cloud-tpu-vms) **348** [compute/introducing-cloud-tpu-vms](https://cloud.google.com/blog/products/compute/introducing-cloud-tpu-vms). **349** Accessed: 2022-02-21. **350**
- <span id="page-4-5"></span>Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob **351** Uszkoreit, Llion Jones, Aidan N Gomez, Lukasz **352** Kaiser, and Illia Polosukhin. 2017. Attention is all 353<br>vou need *arXiv preprint arXiv 1706 03762* 354 you need. *arXiv preprint arXiv:1706.03762*. **354**
- <span id="page-4-10"></span>Yu Wang, Gu-Yeon Wei, and David Brooks. 2019. **355** [Benchmarking tpu, gpu, and CPU platforms for deep](http://arxiv.org/abs/1907.10701) **356** [learning.](http://arxiv.org/abs/1907.10701) *CoRR*, abs/1907.10701. **357**
- <span id="page-4-2"></span>Yuanzhong Xu, HyoukJoong Lee, Dehao Chen, Blake A. **358** Hechtman, Yanping Huang, Rahul Joshi, Maxim **359** Krikun, Dmitry Lepikhin, Andy Ly, Marcello Mag- **360** gioni, Ruoming Pang, Noam Shazeer, Shibo Wang, **361** Tao Wang, Yonghui Wu, and Zhifeng Chen. 2021. **362** [GSPMD: general and scalable parallelization for ML](http://arxiv.org/abs/2105.04663) **363** [computation graphs.](http://arxiv.org/abs/2105.04663) *CoRR*, abs/2105.04663. **364**