Scaling Laws and Efficient Inference for Ternary Language Models

Anonymous ACL submission

Abstract

Large language models (LLMs) are increasingly used across research and industry applications, yet their inference efficiency remains a significant challenge. As the computational power of modern GPU architectures continuously improves, their memory bandwidth and capacity have not scaled proportionally, creating a critical bottleneck during inference. To address this, we investigate ternary language models (TriLMs) that employ quantizationaware training to significantly reduce memory requirements. We first analyze the scal-014 ability of TriLMs by conducting a scaling law analysis, revealing that TriLMs benefit more from increasing training data than from scal-017 ing model parameters. Based on this observation, we introduce TriTera, an open suite of TriLMs trained on up to 1.2 trillion tokens, demonstrating sustained performance gains at scale. Furthermore, to improve inference efficiency, we propose novel 2-bit and 1.6-bit packing schemes for ternary weights, which demonstrate accelerated inference across various CPU architectures. Also, building on the 2-bit packing, we develop a GPU kernel called TriRun that accelerates end-to-end model inference by up to 5 times compared to floating-point baselines. To encourage further exploration and development of TriLMs, we will release the TriTera suite and TriRun inference kernels. Overall, our work lays the foundation for building and deploying efficient LLMs, providing a valuable resource for the research community.

1 Introduction

027

042

Large language models (LLMs) (Radford et al., 2019; Zhang et al., 2022; Touvron et al., 2023) have become increasingly pivotal in both research and industry. Beyond their broad utility, their capabilities during inference with additional compute demonstrate the potential to enable advancements in reasoning and agentic tasks (Sardana et al., 2024;

Singh et al., 2024; Wei et al., 2023). As the demand for efficient and scalable inference grows (Zhou et al., 2024), significant efforts have been directed toward reducing inference costs and latency (Dettmers et al., 2022a; Frantar et al., 2023; Sheng et al., 2023). However, while the computational power of GPUs has improved rapidly, advancements in memory capacity and bandwidth have lagged behind (Gholami et al., 2024; Kaushal et al., 2024). This disparity has made memory-related bottlenecks a predominant challenge during LLM inference, where memory usage and bandwidth (driven by model size in bits) increasingly outweigh computational (FLOP) limitations. While posttraining quantization, combined with custom kernels for inference acceleration, has become widely adopted, its effectiveness in mitigating these bottlenecks remains limited. Specifically, post-training quantization is typically restricted to 4-bits and results in significant performance degradation beyond this threshold (Dettmers and Zettlemoyer, 2023).

043

045

047

051

055

057

060

061

062

063

064

065

066

067

068

069

070

071

072

073

074

075

077

079

083

Recent advancements in extreme low-bit language models (Kaushal et al., 2024; Wang et al., 2023; Ma et al., 2024) have shown that quantization-aware training allows ternary-weight models to achieve performance comparable to fullprecision models (referred to as FloatLMs in this paper) at larger parameter scales. Additionally, ternary representations demonstrate superior bitefficiency as they scale. However, critical gaps persist in understanding the scaling laws governing Ternary Language Models (TriLMs)-specifically, how TriLM performance is affected by training on much larger datasets or with many more parameters remains unanswered. Furthermore, the acceleration of inference in sub-4-bit models (e.g., ternary) remains unexplored, with most existing research limited to 4-bit quantization (Frantar et al., 2023; Dettmers et al., 2022a; Frantar et al., 2024; He et al., 2024). These limitations are compounded by the



Figure 1: Model performance (MMLU average accuracy) versus training FLOPs, considering only models with similar compute budgets and training tokens for a fair comparison (left); and end-to-end generation time speedup achieved by TriRun kernels over the PyTorch's FP16 baseline (64 Input Tokens, 64 Output Tokens) on the NVIDIA L40S (right).

absence of a comprehensive suite of strong opensource models, suppressing innovation in posttraining and broader research on extreme quantization. In this work, we aim to address these foundational challenges through the following contributions:

087

094

Scaling law for ternary language models. We conduct (in Section 2) a systematic study to explore the scaling properties of TriLMs, focusing on both the number of parameters and the volume of training tokens. Unlike previous works (Kaushal et al., 2024; Wang et al., 2023), which primarily examine parameter scaling, we demonstrate that increasing the number of tokens leads to a greater reduction in validation loss compared to increasing the number of parameters (see Section 2.2).

Effect of scaling pretraining tokens. We scale the TriLM models by pretraining them on 1.2T tokens (see Section 2.3), refered to as the TriTera family of models. Our results show that the 3B model continues to improve with up to 1.2T tokens, suggesting that TriLM remains effective even at higher token-to-parameter ratios. Additionally, it achieves competitive performance with FloatLMs for a given compute budget (see Figure 1, left).

Efficient packing mechanism for ternary 109 weights. In Section 3, we propose efficient 1.6-110 111 bit and 2-bit packing schemes for ternary weights. We provide a theoretical analysis of these packing 112 methods, along with the implementation of effi-113 cient kernels and benchmarking on a CPU (see 114 Section 3.3 and Appendix F.3), demonstrating a 115 116 significant acceleration in inference speed.

Efficient GPU kernels for ternary models. We introduce GPU kernels based on 2-bit packing schemes, which we call TriRun (in Section 4). We extensively benchmark its performance in model serving settings across various model sizes and different NVIDIA hardware (see Section 4.2 and Appendix G.6). Notably, we achieve up to a 7-8× speedup compared to PyTorch's float16 kernels in high-batch settings (16-32 samples) for the ternary layer in transformer blocks of larger parameter (70B - 405B) models on the L40S GPU. Additionally, as shown in Figure 1 (right), our 70B model achieves a 4.9× end-to-end speedup (compared to float16) while running on a single L40S.

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

147

2 Scaling ternary models to 1T tokens

In this section, we study the scalability of pretraining ternary models. We begin by outlining our training setup, including details about the data, hardware scaling, and model architecture (see Section 2.1). We then analyze the scaling properties of ternary language models with respect to both parameters and training tokens, deriving a scaling law in Section 2.2. Based on insights from our scaling studies, we train a suite of models on up to 1.2 trillion tokens, which we call TriTera, and benchmark their performance in Section 2.3.

2.1 Training Details

Data. Our training corpus comprises a diverse mix of data from publicly available sources. To scale TriLMs (Kaushal et al., 2024), we trained on approximately 1.2 trillion tokens from ArXiv



Figure 2: Effect of scaling number of parameters (left) and number of training tokens (right) on final validation loss for TriLMs. The dotted lines show the power law derived in Equation (2).

(Clement et al., 2019), Cosmopedia-v2 (Ben Allal et al., 2024), PeS2o (Soldaini and Lo, 2023), Zyda-StarCoder-Git-Commits, Zyda-StarCoder-Languages (Tokpanov et al., 2024), FineWeb-Edu (Lozhkov et al., 2024). The dataset details are summarized in Table 1 and appendix §B.2. For tokenization, we employ the LLaMA tokenizer over previously used GPT-NeoX tokenizer.

148

149

150

151

152

153

154

155

Architecture. Our model follows a decoder-only 156 transformer architecture (Vaswani et al., 2023), 157 closely resembling the TriLM (Kaushal et al., 158 2024). Inspired by LLaMA (Touvron et al., 2023), 159 it incorporates SwiGLU MLPs (Shazeer, 2020), 160 RoPE (Su et al., 2023), multi-head attention, and 161 bias-free layers. A key distinction is its ternaryweighted linear layers (-1, 0, 1) with a shared floating-point scale. Training maintains latent 164 floating-point weights, applying on-the-fly ternar-165 ization in the forward pass, and the scale set to their absolute mean. Hyperparameters and additional pretraining details are provided in Appendix B. 168

169 Hardware and Scaling. We conduct our training experiments on the Frontier¹ cluster. Each node 170 comprises four AMD MI250X accelerators (Ad-171 vanced Micro Devices, Inc., 2025), where each 172 MI250X contains two Graphics Compute Dies 173 (GCDs) operating as separate GPUs (Advanced 174 Micro Devices, Inc., 2022). Within a node, GPUs 175 are at most one hop away from one another, fa-176 cilitating efficient intra-node communication. Our distributed training strategy is designed with this 178 hardware architecture in mind. Similar to the ZeRO Stage 2 strategy (Rajbhandari et al., 2020), we 180 shard the AdamW optimizer states and gradients, 181 synchronizing model parameters after each update 182 step. However, due to slower inter-node connec-183

> ¹https://en.wikipedia.org/wiki/Frontier_ (supercomputer)

tivity, sharding is performed only across devices within a node. This approach enables near-linear scaling up to 2,048 GPUs, as shown in Figure 7.

184

185

186

187

188

190

191

192

193

194

195

196

197

198

200

201

202

204

205

206

207

208

209

210

211

212

213

214

215

216

217

2.2 Scaling Laws for TriLMs

Experimental Setup. For this study (\leq 150B tokens), we use a SlimPajama subset from (Shen et al., 2024), with the 1.2T-token dataset incorporating additional sources (Appendix 1). All other aspects follow the procedures outlined in Sections 2.1 regarding the pretraining of the models. We train and evaluate a suite of TriLM models, conducting a series of language model pretraining experiments across parameter sizes \in [99*M*, 190*M*, 390*M*, 560*M*, 1100*M*] (excluding embeddings) and dataset sizes \in [20, 40, 75, 150] billion tokens. In Section 2.3, we expand the training dataset size to 1.2 trillion tokens for models with 1.5 B, 2.5 B, and 3.6 B parameters.

Parametric Scaling Law. We derive the scaling law for ternary LLMs following the general form introduced in Hoffmann et al. (2022). In particular, we assume the following functional form for the validation loss \hat{L} as a function of model size N (number of parameters, in millions) and training data D (number of tokens, in billions),

$$\hat{L}(N,D) \triangleq E + \frac{A}{N^{\alpha}} + \frac{B}{D^{\beta}},$$
 (1)

where the constant term includes the irreducible loss due to entropy of natural text, plus the error introduced by quantization. Based on the validation losses of the converged models, we fit the parameters $\{E, A, \alpha, B, \beta\}$ (see Appendix C for evaluation of our fit). This provides a scaling law that describes how the validation loss of a ternary model changes with data and model size.

$$\hat{L}(N,D) \approx 2.19 + \frac{4.73}{N^{0.32}} + \frac{5.18}{D^{0.81}}$$
 (2)

251

253

219

220

232

233

Figure 2 shows the final validation loss for different models against the number of parameters and training tokens. For each plot, we also substitute the corresponding value of D or N to get the scaling law equation for that setting. We discuss the implications of this law in more detail and compare with 16-bit models in Appendix C.

From Equation (2), we observe that increasing the number of tokens lowers the validation loss more effectively than increasing the number of parameters. This suggests that TriLM remains effective at high training token-to-parameter ratios. Based on these observations, we focus primarily on increasing the number of tokens to train our new family of models in the following section.

2.3 Effect of scaling training tokens

We pre-trained three TriLM models with 1.5 B, 2.5 B, and 3.6 B parameters (for simplicity, we refer to these models as 1B, 2B, and 3B throughout the paper) on a 1.2 trillion-token dataset (detailed in Appendix B.2), which we refer to as TriTera suite in this paper. The details of the parameters are provided in Table 3. Inspired by well-established model suites, such as those by (Groeneveld et al., 2024; Kaushal et al., 2024; Biderman et al., 2023), TriTera aims to provide robust baseline models to advance scientific research on TriLMs.

LLM Benchmarks Performance. We evaluate the TriTera suite of models on a variety of tasks testing commonsense and reasoning abilities, general knowledge, and mathematical problem-solving. A full description of the tasks is given in Appendix D.

Performance of TriLM Models on MMLL



To understand the effect of scaling training tokens on downstream performance, we compared benchmark scores with the Spectra suite of models, which have comparable parameter sizes and were trained on 300B tokens. Figure 3 shows the average accuracy on the MMLU benchmark for both family of models, demonstrating consistently better performance across different parameter sizes. Full results on individual benchmarks are presented in Table 4.

254

255

256

257

258

259

260

262

263

264

265

266

269

270

271

272

273

274

275

276

277

279

281

285

289

291

292

293

294

3 Efficient packing of ternary weights

In this section, we propose weight-packing strategies and kernel implementations to enable the efficient deployment of ternary LLMs. We begin by formalizing the packing problem and then present two progressively optimized solutions. These solutions target effective 1.6-bit and 2-bit packing, supported by theoretical guarantees. Following this, we conduct a preliminary feasibility assessment on a CPU to evaluate the practicality of our approach.

Definition (Lossless Packing and Unpacking). Let $D = (d_1, d_2, ..., d_n)$ represent a sequence of ternary numbers, where $d_i \in \{-1, 0, 1\}$. The *packing* process is a function $P : \{-1, 0, 1\}^n \to B$, which maps the ternary sequence D to some binary representation B, such that the original sequence D can be reconstructed from B. The *unpacking* process is the inverse function $U : B \to \{-1, 0, 1\}^n$, which reconstructs the original sequence D from B. These processes satisfy the property of losslessness:

$$U(P(D)) = D, \quad \forall D \in \{-1, 0, 1\}^n.$$

3.1 Packing Strategy with effective 2 bits.

Packing/Encoding The packing process transforms each ternary value $d_i \in \{-1, 0, 1\}$ into a digit d'_i by the mapping

$$l_i' = d_i + 1, 288$$

so that $d'_i \in \{0, 1, 2\}$. These digits are then grouped into blocks of up to k values. Each block is encoded as a single integer using bitwise shifts. The packing function $P(D) = (b'_0, b'_1, \dots, b'_{m-1})$ (with $m = \lceil n/k \rceil$ for an original sequence $D = \{d_0, d_1, \dots, d_{n-1}\}$) is defined as:

$$b'_{i} = \sum_{j=0}^{k-1} \left(d'_{ki+j} \cdot 2^{2j} \right),$$
295

If a block is not completely filled (when n is not a multiple of k), the remaining positions are padded 297





Figure 4: Comparison of output tokens for different model sizes running on a Mac M4 CPU laptop: (Left) Total output tokens (for a 256 prompt with 64 output tokens). (Center) Output tokens per second versus model size. (Right) Memory requirements by model size (in GB) with different Packing Strategies. For more details, refer to Table 6

with 0, which map to 1 after the shift. Since each d'_i is in $\{0, 1, 2\}$ and fits within 2 bits, each block uses 2k bits, giving an effective 2 bits per weight.

298

299

305 306

310 311

312

313

314

317

324

329

332

Unpacking/Decoding The unpacking process $U(P(D)) = (d_0, d_1, \dots, d_{n-1})$ recovers the original ternary values from the packed representation. For each block, the decoding is defined as:

$$\begin{split} d_{ki+j} &= d'_{ki+j} - 1, \\ \text{where} \quad d'_{ki+j} &= \big((b'_i \gg 2j) \& \, 0x03 \big), \end{split}$$

for $i \ge 0$ and $0 \le j < k$. Here, \gg denotes the bitwise right shift operation and & denotes the bitwise AND operation (with 0x03 serving as a mask to extract 2 bits). This procedure ensures that each original ternary value $d_i \in \{-1, 0, 1\}$ is accurately reconstructed from its packed form. Although each d'_i is constrained to three possible states, the packing allocates a total of 2k bits per block. However, the actual information content per block is only $\log_2(3^k) = k \log_2(3)$ bits, which is strictly less than 2k bits (since $\log_2(3) \approx 1.585$). In the following, we outline a general strategy for a better effective bit rate.

3.2 Packing Strategy with 1.6 effective bits.

Packing/Encoding: The packing process transforms each ternary value $d_i \in \{-1, 0, 1\}$ into a base-3 digit (or trit) $d'_i = d_i + 1$, then groups the digits into blocks of up to k. Each block is encoded as a base-3 integer and normalized to fit within $[0, 2^p - 1]$, where p is an integer representing the number of bits allocated for each encoded block. The packing $P(D) = (b'_1, b'_2, \dots, b'_k)$ is defined as,

1
$$b'_{i} = \left\lfloor \frac{\left(\sum_{j=0}^{k-1} d'_{ki+j} \cdot 3^{k-1-j}\right) \cdot 2^{p} + (3^{k}-1)}{3^{k}} \right\rfloor,$$

where
$$d'_i = d_i + 1$$
, and $d_i \in \{-1, 0, 1\}$.

Here, k is the number of digits in each block (which may be less than k for the last block). The final packed byte array B is then constructed from the b'_i values.

Unpacking/decoding: The unpacking process $U(P(D)) = (d_1, d_2, \dots, d_n)$ is defined as:

$$d_{ki+j} = d'_{ki+j} - 1,$$
 339

333

334

335

337

338

340

342

343

344

345

348

349

351

353

354

355

356

360

361

362

364

where
$$x_i = \left[\frac{b_i \times 3^k - (3^k - 1) + (2^p - 1)}{2^p}\right]$$
,

and
$$d'_{ki+j} = \left(\left\lfloor \frac{x_i}{3^{k-1-j}} \right\rfloor \right) \mod 3.$$
 341

Here, k represents the number of digits in each block, typically equal to 5 for full blocks, though it may be fewer for the final block. For practical purposes, we recommend setting p = 8 and k = 5, as this configuration results in an effective packing of 1.6 bits — very close to the theoretical optimum for ternary data.

Theorem 1 (Correctness). Let $D = (d_1, d_2, ..., d_n)$ be a sequence of ternary digits $d_i \in \{-1, 0, 1\}$. When D is partitioned into blocks of size k and each block is encoded into a p-bit integer, the encoding and decoding operations P and U are lossless if and only if $2^p > 3^k$; that is, U(P(D)) = D. **Proof:** See Appendix E.1.

Corollary (Injectivity). If $2^p > 3^k$, then the mapping $P : \{-1, 0, 1\}^k \rightarrow [0, 2^p - 1]$ is injective i.e. $\{d_j\} \neq \{d'_i\}$ implies $P(\{d_j\}) \neq P(\{d'_i\})$.

Near-Optimal Bits per Trit From an information-theoretic perspective, each trit (with values in $\{-1, 0, 1\}$) requires $\log_2(3) \approx 1.58496$ bits of entropy. To encode k trits without collision, we need a p-bit container with 2^p > 3^k $k \log_2(3).$ \implies p>

Consequently, the *bits-per-trit ratio* is bounded below by $\frac{p}{k} > \log_2(3)$. When $p = \lceil k \log_2(3) \rceil$, this is effectively the smallest integer p that still allows all 3^k trit patterns to be stored with no collisions. As $k \to \infty$, the ratio $\frac{p}{k} \longrightarrow \log_2(3)$, making the scheme *asymptotically optimal* in terms of bits used per trit.

3.3 CPU Inference with efficient packing

372

373

374

375

To assess the effectiveness of packings, we implemented both packing methods in ggml.cpp², a framework optimized for running large language models (LLMs) on CPUs. While further optimizations are possible, our primary focus is on reducing a model's memory footprint and accelerating memory-bound workloads. This is achieved by statically compressing pretrained weights and decompressing them on-the-fly during inference. We begin by showing the efficiency of the CPU implementations for the 1.6-bit packing, referred to as TQ1, and the 2-bit packing, referred to as TQ2.

TQ2: Implementing effective 2 bit for TriLMs. The quantization process begins with partitioning the input tensor into contiguous, non-overlapping blocks, each containing 256 elements. For each block, a scaling factor (floating-point numbers associated with TriLMs) d_i is calculated as the maximum absolute value of the elements within the block, i.e., $d_i = \max(|b_{ij}|)$, where b_{ij} denotes 392 the j-th element in the i-th block. The inverse scaling factor \hat{d}_i is then defined as $\hat{d}_i = \frac{1}{d_i}$. Each element b_{ij} in the block is quantized to a ternary value by multiplying it by the inverse scaling factor 396 and rounding the result: $q_{ij} = \text{round}(b_{ij} \cdot d_i)$. To enable efficient storage, the quantized values are shifted, resulting in $q_{ij} \in \{0, 1, 2\}$ and packed into 64 bytes per block of 256 elements using base-4 400 positional encoding. The scaling factor d_i is stored 401 in 2 bytes (float16), leading to a total storage of 402 66 bytes per block. The dequantization process 403 begins by reversing the base-4 encoding to recover 404 the four ternary elements (see F.1). The elements 405 are then adjusted back to their signed values by 406 subtracting 1. Finally, the original block is recon-407 408 structed by multiplying each quantized value by the corresponding scaling factor: $\hat{b}_{ij} = d_i \cdot q_{ij}$, where 409 \hat{b}_{ij} denotes the dequantized approximation of b_{ij} . 410 This quantization scheme achieves significant mem-411 ory efficiency by compressing 256 floating-point 412 values into just 66 bytes. 413

TQ1: Implementing effective 1.6 bit for TriLMs. In our implementation, we encode k = 5 ternary digits (trits) into p = 8 bits, achieving an effective bit rate of 1.6 bits per trit. A key challenge arises in efficiently decoding these packed trits for SIMD-optimized operations. Traditional decoding methods rely on division and modulo operations, which are computationally expensive and ill-suited for vectorization. The conventional approach to decoding a packed byte b involves computing a base-3 integer x using the formula: x = $\left|\frac{b\cdot 3^5 - (3^5 - 1) + (2^8 - 1)}{2^8}\right|$. Each trit $d_i \in \{-1, 0, 1\}$ is then extracted through the operation: $d_{i+1} =$ $\left|\frac{x}{3^{4-i}}\right| \mod 3$ for $i = 0, \dots, 4$. This method incurs high computational costs due to the repeated divisions and modulo operations, which hinder SIMD parallelism. To address these inefficiencies, we exploit the near-equivalence $3^5 \approx 2^8$, enabling a multiplication-based scheme that iteratively extracts trits without explicit division or modulo operations. (See Appendix F.2 for the detailed iterative procedure and its SIMD advantages.)

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428

429

430

431

432

433

434

435

436

437

438

439

440

441

442

443

444

445

446

447

448

449

450

451

452

453

454

455

456

457

458

459

460

461

462

463

Results. Figure 4 compares token generation speeds (end-to-end and decoding) for models spanning 560M to 3.9B parameters on a Mac M4, highlighting end-to-end latency and output token generation speedup. Specifically, TQ2 outperforms other formats by utilizing 2-bit weight packing, surpassing both 4-bit quantization (as implemented in GGML) and TQ1 (1.6 bits per weight). While TQ1 requires additional fixed-point multiplication operations-resulting in slower inference compared to TQ2—it achieves a significantly smaller memory footprint (shown in Figure 4 on the right), making it advantageous for low-resource environments where memory storage constraints outweigh computational latency. Additional benchmarks are conducted on AMD EPYC 7502 (see Figure 10) and Apple M4 Max (14 CPU cores), with detailed results presented in Table 6, 5 and Appendix F.3. These findings motivate our next step: in the following section, we introduce an optimized 2-bit packing variant designed for high-batch GPU workloads. While our current implementation demonstrates significant speedups, further refinements remain possible to enhance computational efficiency.

4 TriRun: GPU Kernels for High-Batch Settings.

LLM weight quantization leverages the fact that GPUs perform floating-point operations much

²https://github.com/ggerganov/llama.cpp



Figure 5: Performance evaluation of ternary layers in a transformer block, comparing TriRun with PyTorch FP16 (using CUTLASS), shows near-optimal inference speedup in high-batch settings for larger models. Each subplot corresponds to a specific Nvidia GPU. For additional results, refer to Appendix G.6.

faster than they can fetch data from memory. For example, the NVIDIA L40 has a FLOPs-to-Bytes of approximately 105 (Technologies, 2023). In a typical matrix multiplication for mixed-precision inference in large language models, each input token requires about 2 FLOPs per weight. When weights are 2 bits, each weight occupies 0.25 bytes. During the time needed to load one such weight, the L40 can perform roughly 26 FLOPs. Since each token needs 2 FLOPs per weight, the GPU can support a critical input batch size of about \approx 13 tokens. Thus, for the L40, if the input batch size is below roughly 13, memory loading becomes the bottleneck for the computation.

464

465

466

467

468

469

470

471

472

473

474

475 476

477

478

479

480

481

483

484

485

486

487

488

489

490

491

492

493

495

496

4.1 Ternary Kernel Implementation

Optimized Mixed-Precision Multiplication In this work, we introduce an optimized mixedprecision matrix multiplication routine (Frantar et al., 2024) that performs FP16 \times INT2 computations. In this scheme, an FP16 input matrix is multiplied by a weight matrix stored in a compact 2-bit integer (INT2) format, wherein each 32-bit integer encodes 16 distinct 2-bit values. The central component of this approach is a dequantization function that employs carefully selected bit masks and a lookup-based three-input logical operation to extract the 2-bit fields. This function applies a series of fused arithmetic operations to convert the packed 2-bit data into FP16 values(see appendix §G). As a result, dequantized weight values are produced as fragments containing four FP16 numbers, which can subsequently be scaled using quantization scales stored in a separate buffer.

497 GPU Performance Optimization. On the GPU,498 the multiplication kernel is engineered for high per-

formance by using asynchronous memory copy operations alongside specialized tensor core instructions available on modern NVIDIA hardware. Input fragments from the FP16 matrix are asynchronously loaded into shared memory via *cp.async*³ instructions, allowing global memory accesses to overlap with computation. The kernel arranges these fragments in memory to minimize bank conflicts and maximize data reuse. Concurrently, the INT2 weight values are fetched using asynchronous copy operations that include cache hints, thereby reducing L2 cache pollution since these weights are used only once during each operation. Once the FP16 fragments and dequantized INT2 weights reside in registers, the kernel employs tensor core mma instructions to perform efficient block-wise multiplications. These operations accumulate the results in FP32 registers to maintain higher precision during the reduction phase before converting the final outputs back to FP16 for storage in global memory.

499

500

502

503

504

505

507

508

509

510

511

512

513

514

515

516

517

518

519

520

521

522

523

524

525

526

527

528

529

530

531

Flexible Implementation and Data Movement. The implementation supports flexible configuration of thread block dimensions, pipeline stages, and grouping parameters for varying problem sizes and hardware. Data is moved from global to shared memory using double-buffering with asynchronous copy fences and explicit barriers. Partial results accumulated across warps or thread blocks are reduced using a hierarchical reduction scheme that first operates within shared memory and then, if necessary, synchronizes globally across thread blocks. Finally, results are reorganized and writ-

³cp.async in CuPy refers to the support for asynchronous execution of GPU operations



Figure 6: Comparison of TriRun kernels with the FP16 PyTorch baseline on NVIDIA L40S (for more details see Appendix G.6): (a) Left: Time to first token, (b) Center: Time per output token, (c) Right: Total time across different NVIDIA GPUs.

ten back to global memory in FP16 format. This approach leverages efficient data packing, asynchronous memory operations, and tensor core acceleration, optimizing FP16×INT2 matrix multiplication for ternary large language models.

4.2 Experimental Results

532

533

535

536

538

539

540

541

546

547

548

550

551

552

554

Performance of TriRuns Kernels. In Figure 5 and 12, we evaluate the efficiency of TriRun kernels against PyTorch's FP16 kernels for the ternary layers within transformer modules. We benchmarked models ranging from 3 billion to 405 billion parameters across different hardwares (see Table 7, and 8 for complete results). Our findings demonstrate that TriRun provides substantial performance improvements. Specifically, on an NVIDIA L40 GPU (optimized for inference) processing large matrices from a 405B parameter model, TriRun achieves a speedup of roughly 7.98x compared to FP16 when using batch sizes between 16 and 32. However, as batch sizes increase beyond this range, the speedup diminishes. This is because the computation becomes increasingly limited by the GPU's processing capabilities (compute-bound). This pattern of speedup reduction with batch size is observed across all tested GPUs. For more detailed analysis and results, refer to Appendix G.6.

558End-to-End Serving BenchmarkFigure 6 il-559lustrates the time-to-first-token performance of560TriRun with PyTorch, achieving up to a 4.7×561speedup on the 70B model with 64 input tokens562when running on NVIDIA L40s. Additionally, it563shows the time per output token (with 1 input and56464 output tokens), demonstrating a 4.9× improve-565ment in decoding. This trend is particularly evident566for larger models, where the 70B model achieves567a 4.9× end-to-end generation speedup compared

to PyTorch. TriRun uses only one GPU, as opposed to the four GPUs used in the PyTorch FP16 configuration (see Figure 1 on the right for more details). Furthermore, Figure 6 (c) shows that these performance gains are consistent across different NVIDIA hardware, with a more detailed analysis provided in Appendix G.6. Finally, Figure 11 demonstrates that these speedups are particularly pronounced on newer consumer GPUs, as the FLOPs/byte ratio increases.

5 Conclusion and Future Work

In this work, we address the growing memory bottlenecks in large language model inference by studying ternary language models (TriLMs) and proposing strategies for efficient kernel implementation. We conduct a comprehensive scaling law analysis, revealing that TriLMs benefit significantly from scaling training data, achieving competitive performance with floating-point models for a given compute budget despite their extreme quantization. Our experiments with the TriTera family, trained on up to 1.2 trillion tokens, demonstrate sustained performance improvements, emphasizing the potential of ternary models for large-scale training and deployment. To further improve inference efficiency, we introduce novel ternary weight packing schemes and develop optimized kernels. Our GPU kernel, TriRun, achieves up to an 8× speedup over float16 baselines in high-batch inference settings, making ternary models a viable solution for memory-constrained environments. By releasing the TriTera models and optimized inference kernels, we aim to encourage further research on extreme low-bitwidth models and their deployment. Our results demonstrate the scalability and efficiency of ternary models, laying the groundwork for future advancements in efficient LLM research.

603

604

Limitations

605

606 We study the scaling law for TriLMs where we consider the dependence on number of parame-607 ters and training tokens, but do not explicitly account for the number of bits b used to quantize the model. The various terms that appear in Equa-610 611 tion (2) may depend non-linearly on b, which is an interesting direction for future work. Our pre-612 training scale was constrained by computational 613 resources, and both the parameters and data need to be scaled up significantly to make TriLMs competi-615 tive with current state-of-the-art models (AI@Meta, 616 2024). TriRun implements the 2-effective-bit pack-617 ing scheme from Section 3.1. A more memory-619 efficient solution would involve implementing the 1.6-effective-bit packing scheme. However, due to the increased complexity of packing, the unpacking functions would require additional operations 622 in the latter case, making it slower than TriRun. This is left as a direction for future work.

625 Ethics Statement

The development of TriLMs represents a significant step toward making large-scale language models more efficient by reducing memory consumption and accelerating inference. These advancements enhance accessibility and sustainability in AI research. We advocate for openness in AI, as it drives scientific progress, fosters collaboration, and eliminates the need for re-training, which helps lower 633 environmental impact. However, openness also presents challenges, including concerns related to privacy, security, and fairness. Despite these risks, we believe that transparency enables more effective risk mitigation by inviting diverse scrutiny and safeguards. By releasing the TriTera suite and TriRun kernels, we aim to empower further innovation while ensuring that efficient language models 641 serve a broad spectrum of stakeholders. As open model releases continue to gain momentum, we see this approach as the most effective way to balance progress with responsible AI development.

References

647

652

- Advanced Micro Devices, Inc. 2022. AMD CDNATM2 ARCHITECTURE. White paper, Advanced Micro Devices, Inc.
- Advanced Micro Devices, Inc. 2025. Amd instinctTM mi250x accelerators. https: //www.amd.com/en/products/accelerators/

instinct/mi200/mi250x.html. Accessed February 9, 2025.

653

654

655

656

657

658

659

660

661

662

663

664

665

666

667

668

669

670

671

672

673

674

675

676

677

678

679

680

681

682

683

684

685

686

687

688

689

690

691

692

693

694

695

696

697

698

699

700

701

702

703

704

705

AI@Meta. 2024. Llama 3 model card.

- Saleh Ashkboos, Amirkeivan Mohtashami, Maximilian L. Croci, Bo Li, Pashmina Cameron, Martin Jaggi, Dan Alistarh, Torsten Hoefler, and James Hensman.
 2024. Quarot: Outlier-free 4-bit inference in rotated llms. *Preprint*, arXiv:2404.00456.
- Loubna Ben Allal, Anton Lozhkov, Guilherme Penedo, Thomas Wolf, and Leandro von Werra. 2024. Cosmopedia.
- Yoshua Bengio, Nicholas Léonard, and Aaron Courville. 2013. Estimating or propagating gradients through stochastic neurons for conditional computation. *Preprint*, arXiv:1308.3432.
- Stella Biderman, Hailey Schoelkopf, Quentin Anthony, Herbie Bradley, Kyle O'Brien, Eric Hallahan, Mohammad Aflah Khan, Shivanshu Purohit, USVSN Sai Prashanth, Edward Raff, Aviya Skowron, Lintang Sutawika, and Oskar van der Wal. 2023. Pythia: A suite for analyzing large language models across training and scaling. *Preprint*, arXiv:2304.01373.
- Yonatan Bisk, Rowan Zellers, Ronan Le Bras, Jianfeng Gao, and Yejin Choi. 2019. Piqa: Reasoning about physical commonsense in natural language. In AAAI Conference on Artificial Intelligence.
- Christopher Clark, Kenton Lee, Ming-Wei Chang, Tom Kwiatkowski, Michael Collins, and Kristina Toutanova. 2019. BoolQ: Exploring the surprising difficulty of natural yes/no questions. In Proceedings of the 2019 Conference of the North American Chapter of the Association for Computational Linguistics: Human Language Technologies, Volume 1 (Long and Short Papers), pages 2924–2936, Minneapolis, Minnesota. Association for Computational Linguistics.
- Peter Clark, Isaac Cowhey, Oren Etzioni, Tushar Khot, Ashish Sabharwal, Carissa Schoenick, and Oyvind Tafjord. 2018. Think you have solved question answering? try arc, the ai2 reasoning challenge.
- Colin B. Clement, Matthew Bierbaum, Kevin P. O'Keeffe, and Alexander A. Alemi. 2019. On the use of arxiv as a dataset. *Preprint*, arXiv:1905.00075.
- Tim Dettmers, Mike Lewis, Younes Belkada, and Luke Zettlemoyer. 2022a. Llm.int8(): 8-bit matrix multiplication for transformers at scale. *Preprint*, arXiv:2208.07339.
- Tim Dettmers, Mike Lewis, Younes Belkada, and Luke Zettlemoyer. 2022b. Llm.int8(): 8-bit matrix multiplication for transformers at scale. *Preprint*, arXiv:2208.07339.
- Tim Dettmers and Luke Zettlemoyer. 2023. The case for 4-bit precision: k-bit inference scaling laws. *Preprint*, arXiv:2212.09720.

706

- 714 715 716 718 719 721
- 726
- 730 731
- 732 733
- 734
- 737
- 739 740 741 742 743
- 744 745 746 747 748
- 750
- 751 752
- 753 754
- 755 756 757

- 758 759
- 763

- Elias Frantar, Saleh Ashkboos, Torsten Hoefler, and Dan Alistarh. 2023. Gptq: Accurate post-training quantization for generative pre-trained transformers. Preprint, arXiv:2210.17323.
- Elias Frantar, Roberto L. Castro, Jiale Chen, Torsten Hoefler, and Dan Alistarh. 2024. Marlin: Mixedprecision auto-regressive parallel inference on large language models. Preprint, arXiv:2408.11743.
- Amir Gholami, Zhewei Yao, Sehoon Kim, Coleman Hooper, Michael W. Mahoney, and Kurt Keutzer. 2024. Ai and memory wall. Preprint, arXiv:2403.14123.
- Dirk Groeneveld, Iz Beltagy, Pete Walsh, Akshita Bhagia, Rodney Kinney, Oyvind Tafjord, Ananya Harsh Jha, Hamish Ivison, Ian Magnusson, Yizhong Wang, Shane Arora, David Atkinson, Russell Authur, Khyathi Raghavi Chandu, Arman Cohan, Jennifer Dumas, Yanai Elazar, Yuling Gu, Jack Hessel, Tushar Khot, William Merrill, Jacob Morrison, Niklas Muennighoff, Aakanksha Naik, Crystal Nam, Matthew E. Peters, Valentina Pyatkin, Abhilasha Ravichander, Dustin Schwenk, Saurabh Shah, Will Smith, Emma Strubell, Nishant Subramani, Mitchell Wortsman, Pradeep Dasigi, Nathan Lambert, Kyle Richardson, Luke Zettlemoyer, Jesse Dodge, Kyle Lo, Luca Soldaini, Noah A. Smith, and Hannaneh Hajishirzi. 2024. Olmo: Accelerating the science of language models. Preprint, arXiv:2402.00838.
 - Pujiang He, Shan Zhou, Wenhuan Huang, Changqing Li, Duyi Wang, Bin Guo, Chen Meng, Sheng Gui, Weifei Yu, and Yi Xie. 2024. Inference performance optimization for large language models on cpus. Preprint, arXiv:2407.07304.
- Dan Hendrycks, Collin Burns, Steven Basart, Andy Zou, Mantas Mazeika, Dawn Song, and Jacob Steinhardt. 2021. Measuring massive multitask language understanding. Proceedings of the International Conference on Learning Representations (ICLR).
- Jordan Hoffmann, Sebastian Borgeaud, Arthur Mensch, Elena Buchatskaya, Trevor Cai, Eliza Rutherford, Diego de Las Casas, Lisa Anne Hendricks, Johannes Welbl, Aidan Clark, Tom Hennigan, Eric Noland, Katie Millican, George van den Driessche, Bogdan Damoc, Aurelia Guy, Simon Osindero, Karen Simonyan, Erich Elsen, Jack W. Rae, Oriol Vinyals, and Laurent Sifre. 2022. Training compute-optimal large language models. Preprint, arXiv:2203.15556.
- Albert Q. Jiang, Alexandre Sablayrolles, Antoine Roux, Arthur Mensch, Blanche Savary, Chris Bamford, Devendra Singh Chaplot, Diego de las Casas, Emma Bou Hanna, Florian Bressand, Gianna Lengyel, Guillaume Bour, Guillaume Lample, Lélio Renard Lavaud, Lucile Saulnier, Marie-Anne Lachaux, Pierre Stock, Sandeep Subramanian, Sophia Yang, Szymon Antoniak, Teven Le Scao, Théophile Gervet, Thibaut Lavril, Thomas Wang, Timothée Lacroix, and William El Sayed. 2024. Mixtral of experts. Preprint, arXiv:2401.04088.

Mandar Joshi, Eunsol Choi, Daniel Weld, and Luke Zettlemoyer. 2017. TriviaQA: A large scale distantly supervised challenge dataset for reading comprehension. In Proceedings of the 55th Annual Meeting of the Association for Computational Linguistics (Volume 1: Long Papers), pages 1601-1611, Vancouver, Canada. Association for Computational Linguistics.

764

765

768

771

772

773

774

775

776

778

782

783

784

785

786

787

788

790

791

792

793

794

795

796

797

798

799

800

801

802

803

804

805

806

807

808

809

810

811

812

813

814

815

816

817

- Dhiraj Kalamkar, Dheevatsa Mudigere, Naveen Mellempudi, Dipankar Das, Kunal Banerjee, Sasikanth Avancha, Dharma Teja Vooturi, Nataraj Jammalamadaka, Jianyu Huang, Hector Yuen, Jiyan Yang, Jongsoo Park, Alexander Heinecke, Evangelos Georganas, Sudarshan Srinivasan, Abhisek Kundu, Misha Smelyanskiy, Bharat Kaul, and Pradeep Dubey. 2019. A study of bfloat16 for deep learning training. Preprint, arXiv:1905.12322.
- Jared Kaplan, Sam McCandlish, Tom Henighan, Tom B. Brown, Benjamin Chess, Rewon Child, Scott Gray, Alec Radford, Jeffrey Wu, and Dario Amodei. 2020. Scaling laws for neural language models. Preprint, arXiv:2001.08361.
- Ayush Kaushal, Tejas Vaidhya, Arnab Kumar Mondal, Tejas Pandey, Aaryan Bhagat, and Irina Rish. 2024. Spectra: Surprising effectiveness of pretraining ternary language models at scale. Preprint, arXiv:2407.12327.
- Ji Lin, Jiaming Tang, Haotian Tang, Shang Yang, Wei-Ming Chen, Wei-Chen Wang, Guangxuan Xiao, Xingyu Dang, Chuang Gan, and Song Han. 2024. Awg: Activation-aware weight quantization for llm compression and acceleration. Preprint, arXiv:2306.00978.
- Jian Liu, Leyang Cui, Hanmeng Liu, Dandan Huang, Yile Wang, and Yue Zhang. 2021. Logiqa: a challenge dataset for machine reading comprehension with logical reasoning. In Proceedings of the Twenty-Ninth International Joint Conference on Artificial Intelligence, IJCAI'20.
- Kyle Lo, Lucy Lu Wang, Mark Neumann, Rodney Kinney, and Daniel Weld. 2020. S2ORC: The semantic scholar open research corpus. In Proceedings of the 58th Annual Meeting of the Association for Computational Linguistics, pages 4969–4983, Online. Association for Computational Linguistics.
- Ilya Loshchilov and Frank Hutter. 2019. Decoupled weight decay regularization. Preprint, arXiv:1711.05101.
- Anton Lozhkov, Loubna Ben Allal, Leandro von Werra, and Thomas Wolf. 2024. Fineweb-edu: the finest collection of educational content.
- Shuming Ma, Hongyu Wang, Lingxiao Ma, Lei Wang, Wenhui Wang, Shaohan Huang, Li Dong, Ruiping Wang, Jilong Xue, and Furu Wei. 2024. The era of 1-bit llms: All large language models are in 1.58 bits. Preprint, arXiv:2402.17764.

918

919

920

921

922

923

924

925

926

927

Paulius Micikevicius, Sharan Narang, Jonah Alben, Gregory Diamos, Erich Elsen, David Garcia, Boris Ginsburg, Michael Houston, Oleksii Kuchaiev, Ganesh Venkatesh, and Hao Wu. 2018. Mixed precision training. *Preprint*, arXiv:1710.03740.

819

820

831

839

841

842

848

855

856

857

870

871

872

874

875

- Denis Paperno, Germán Kruszewski, Angeliki Lazaridou, Ngoc Quan Pham, Raffaella Bernardi, Sandro Pezzelle, Marco Baroni, Gemma Boleda, and Raquel Fernández. 2016. The LAMBADA dataset: Word prediction requiring a broad discourse context. In Proceedings of the 54th Annual Meeting of the Association for Computational Linguistics (Volume 1: Long Papers), pages 1525–1534, Berlin, Germany. Association for Computational Linguistics.
- Alec Radford, Jeff Wu, Rewon Child, David Luan, Dario Amodei, and Ilya Sutskever. 2019. Language models are unsupervised multitask learners.
- Samyam Rajbhandari, Jeff Rasley, Olatunji Ruwase, and Yuxiong He. 2020. Zero: Memory optimizations toward training trillion parameter models. *Preprint*, arXiv:1910.02054.
- Keisuke Sakaguchi, Ronan Le Bras, Chandra Bhagavatula, and Yejin Choi. 2021. Winogrande: an adversarial winograd schema challenge at scale. *Commun. ACM*, 64(9):99–106.
- Nikhil Sardana, Jacob Portes, Sasha Doubov, and Jonathan Frankle. 2024. Beyond chinchilla-optimal: Accounting for inference in language model scaling laws. *Preprint*, arXiv:2401.00448.
- Noam Shazeer. 2020. Glu variants improve transformer. *Preprint*, arXiv:2002.05202.
- Zhiqiang Shen, Tianhua Tao, Liqun Ma, Willie Neiswanger, Zhengzhong Liu, Hongyi Wang, Bowen Tan, Joel Hestness, Natalia Vassilieva, Daria Soboleva, and Eric Xing. 2024. Slimpajama-dc: Understanding data combinations for llm training. *Preprint*, arXiv:2309.10818.
- Ying Sheng, Lianmin Zheng, Binhang Yuan, Zhuohan Li, Max Ryabinin, Daniel Y. Fu, Zhiqiang Xie, Beidi Chen, Clark Barrett, Joseph E. Gonzalez, Percy Liang, Christopher Ré, Ion Stoica, and Ce Zhang. 2023. Flexgen: High-throughput generative inference of large language models with a single gpu. *Preprint*, arXiv:2303.06865.
- Avi Singh, John D. Co-Reyes, Rishabh Agarwal, Ankesh Anand, Piyush Patil, Xavier Garcia, Peter J. Liu, James Harrison, Jaehoon Lee, Kelvin Xu, Aaron Parisi, Abhishek Kumar, Alex Alemi, Alex Rizkowsky, Azade Nova, Ben Adlam, Bernd Bohnet, Gamaleldin Elsayed, Hanie Sedghi, Igor Mordatch, Isabelle Simpson, Izzeddin Gur, Jasper Snoek, Jeffrey Pennington, Jiri Hron, Kathleen Kenealy, Kevin Swersky, Kshiteej Mahajan, Laura Culp, Lechao Xiao, Maxwell L. Bileschi, Noah Constant, Roman Novak, Rosanne Liu, Tris Warkentin, Yundi Qian, Yamini Bansal, Ethan Dyer, Behnam Neyshabur, Jascha Sohl-Dickstein, and Noah Fiedel.

2024. Beyond human data: Scaling self-training for problem-solving with language models. *Preprint*, arXiv:2312.06585.

- Luca Soldaini and Kyle Lo. 2023. peS2o (Pretraining Efficiently on S2ORC) Dataset. Technical report, Allen Institute for AI. ODC-By, https://github. com/allenai/pes2o.
- Jianlin Su, Yu Lu, Shengfeng Pan, Ahmed Murtadha, Bo Wen, and Yunfeng Liu. 2023. Roformer: Enhanced transformer with rotary position embedding. *Preprint*, arXiv:2104.09864.
- PNY Technologies. 2023. Nvidia 140s datasheet. Accessed: 2025-02-12.
- Yury Tokpanov, Beren Millidge, Paolo Glorioso, Jonathan Pilault, Adam Ibrahim, James Whittington, and Quentin Anthony. 2024. Zyda: A 1.3t dataset for open language modeling. *Preprint*, arXiv:2406.01981.
- Hugo Touvron, Thibaut Lavril, Gautier Izacard, Xavier Martinet, Marie-Anne Lachaux, Timothée Lacroix, Baptiste Rozière, Naman Goyal, Eric Hambro, Faisal Azhar, Aurelien Rodriguez, Armand Joulin, Edouard Grave, and Guillaume Lample. 2023. Llama: Open and efficient foundation language models. *Preprint*, arXiv:2302.13971.
- Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N. Gomez, Lukasz Kaiser, and Illia Polosukhin. 2023. Attention is all you need. *Preprint*, arXiv:1706.03762.
- Hongyu Wang, Shuming Ma, Li Dong, Shaohan Huang, Huaijie Wang, Lingxiao Ma, Fan Yang, Ruiping Wang, Yi Wu, and Furu Wei. 2023. Bitnet: Scaling 1bit transformers for large language models. *Preprint*, arXiv:2310.11453.
- Jason Wei, Xuezhi Wang, Dale Schuurmans, Maarten Bosma, Brian Ichter, Fei Xia, Ed Chi, Quoc Le, and Denny Zhou. 2023. Chain-of-thought prompting elicits reasoning in large language models. *Preprint*, arXiv:2201.11903.
- Johannes Welbl, Nelson F. Liu, and Matt Gardner. 2017. Crowdsourcing multiple choice science questions. *ArXiv*, abs/1707.06209.
- Guangxuan Xiao, Ji Lin, Mickael Seznec, Hao Wu, Julien Demouth, and Song Han. 2024. Smoothquant: Accurate and efficient post-training quantization for large language models. *Preprint*, arXiv:2211.10438.
- Rowan Zellers, Ari Holtzman, Yonatan Bisk, Ali Farhadi, and Yejin Choi. 2019. HellaSwag: Can a machine really finish your sentence? In *Proceedings of the 57th Annual Meeting of the Association for Computational Linguistics*, pages 4791–4800, Florence, Italy. Association for Computational Linguistics.

- 928 929
- 930

934

937

939

941

942

943

947

951

952 953

957

959

960

961

Zhuosheng Zhang, Aston Zhang, Mu Li, and Alex Smola. 2022. Automatic chain of thought prompting in large language models. *Preprint*, arXiv:2210.03493.

Zixuan Zhou, Xuefei Ning, Ke Hong, Tianyu Fu, Jiaming Xu, Shiyao Li, Yuming Lou, Luning Wang, Zhihang Yuan, Xiuhong Li, Shengen Yan, Guohao Dai, Xiao-Ping Zhang, Yuhan Dong, and Yu Wang. 2024. A survey on efficient inference for large language models. *Preprint*, arXiv:2404.14294.

A Related Work

Training LLMs in low precision Large language models such as GPT (Radford et al., 2019), OLMo (Groeneveld et al., 2024), and the LLaMA family (Touvron et al., 2023) have traditionally relied on mixed precision (FP32/FP16 or FP32/BF16) (Micikevicius et al., 2018) and half-precision (FP16/BF16) (Kalamkar et al., 2019) to optimize computational efficiency. More recent advancements in extreme quantization have introduced ternary and binary network paradigms (Kaushal et al., 2024; Wang et al., 2023), which leverage quantization-aware training (QAT) for efficient low-bitwidth model representations. These models maintain higher-precision latent (or master) weights, such as FP16, to stabilize training while dynamically binarizing or ternarizing weights during inference. The straight-through estimator (STE) (Bengio et al., 2013) is commonly employed to facilitate gradient-based updates. The Spectra suite (Kaushal et al., 2024) provides a comprehensive study of ternary, quantized, and FP16 language models, offering insights into the performance and scaling trends of low-bitwidth models.

Advancements in Post-Training Quantization 962 Post-training quantization (PTQ) remains a crucial 963 approach for reducing LLM memory and compute 964 requirements without requiring retraining. Tech-965 niques such as SmoothQuant (Xiao et al., 2024) and 966 QuaRot (Ashkboos et al., 2024) address challenges associated with activation quantization, particularly 968 mitigating large activation outliers (Dettmers et al., 2022b). While these methods improve compres-970 sion, they often rely on 8-bit quantization to pre-971 972 serve numerical stability. Continued research into activation-aware quantization techniques is vital 973 for further enhancing LLM deployment in resource-974 constrained environments. 975

976 Optimizing Inference Efficiency To improve977 LLM deployment efficiency, frameworks like

MARLIN (Frantar et al., 2024) initially implemented GPTQ-based quantization, enabling accelerated inference.MARLIN kernels combine various techniques, ranging from advanced task scheduling, partitioning, and pipeplining techniques to quantization-specific layout and compute optimizations. More recently, MARLIN has been extended to incorporate Activation-Weight Quantization (AWQ) (Lin et al., 2024), a technique that jointly quantizes both weights and activations to mitigate accuracy degradation in low-bitwidth settings.

978

979

980

981

982

983

984

985

986

987

988

989

990

991

992

993

994

995

996

997

998

999

1000

1002

1003

1004

1006

1007

1009

1010

1011

1012

1013

1014

1015

1016

1017

B Pretraining Details

~

B.1 Quantized Linear Layer: Forward, Backward, and Inference Stages

We now present the mathematical formulation for a linear layer employing the TriLM quantization scheme (Kaushal et al., 2024), outlining the processes for the forward pass, backward pass, and inference stages.

Forward Pass. In the forward pass, we begin by calculating the scaling factor γ to normalize the weight matrix W. The scaling factor is given by:

$$y = \epsilon + \frac{1}{nm} \sum_{i=1}^{n} \sum_{j=1}^{m} |W_{ij}|$$
 1001

where n and m denote the dimensions of the weight matrix W, and ϵ is a small constant added for numerical stability.

Subsequently, the weight matrix W is quantized by rounding its entries to the nearest value in the set $\{-1, 0, 1\}$, scaled by γ :

$$\widehat{W_{ij}} = \operatorname{round}\left(\min\left(\max\left(\frac{W_{ij}}{\gamma}, -1\right), 1\right)\right)$$
 1008

The quantized weight matrix \widetilde{W} is then obtained by scaling the rounded weights: $\widetilde{W_{ij}} = \gamma \widehat{W_{ij}}$

Finally, the output Y is computed as the product of the input X and the transposed quantized weight matrix: $Y = X\widetilde{W}^T$

Backward Pass. During the backward pass, the gradients of the loss function L with respect to the input X and the weight matrix W are computed. These gradients are given by:

$$\frac{\partial L}{\partial X} = \frac{\partial L}{\partial Y} \widetilde{W}$$
 1018

Dataset Name	Number of Tokens (Billion)	Percentage
ArXiv (Clement et al., 2019)	3.67	0.31%
Cosmopedia-v2 (Ben Allal et al., 2024)	22.36	1.86%
PeS2o (Soldaini and Lo, 2023)	42.70	3.56%
FineWeb-Edu (Lozhkov et al., 2024)	960.42	80.04%
Zyda - StarCoder (Tokpanov et al., 2024)	170.85	14.24%
Total	1200.00	100.00%

Table 1: Pretraining datasets and token counts for TriTera models.

$$\frac{\partial L}{\partial W} = \frac{\partial L}{\partial Y}^T X$$

Inference. For inference, the quantized weight matrix \widehat{W} and the scaling factor γ are precomputed and cached to reduce computation during prediction. The steps are as follows:

- 1. Compute \widehat{W} and γ once and store them.
- 2. Use the precomputed values to calculate the quantized weight matrix: $\widetilde{W_{ij}} = \gamma \widehat{W_{ij}}$
- 3. Finally, the output Y is computed as: $Y = X\widetilde{W}^T$

By caching the scaling factor and the quantized weights, the inference process is significantly accelerated, as it eliminates the need for redundant recalculations.

B.2 Dataset

1019

1020

1021

1022

1023

1024

1025

1026

1027

1028

1029

1030

1031

1032

1033

1034

1035

1036

1037

1038

1039

1041

1042

1043

1044

1045

1046

1047

1048

1049 1050

1051

1052

1054

Our training corpus comprises a diverse mix of data from publicly available sources. To scale TriLMs, we trained on approximately 1.2 trillion tokens, upsampling the most factual sources to enhance the model's knowledge while reducing hallucinations. The details of the datasets used are summarized in Table 1. Each dataset was preprocessed and tokenized using llama2 tokenizer (AI@Meta, 2024).

- ArXiv (Clement et al., 2019): The dataset comprises 1.5 million arXiv preprint articles from fields such as Physics, Mathematics, and Computer Science, encompassing text, figures, authors, citations, and metadata.
- **Cosmopedia-v2** (Ben Allal et al., 2024): A synthetic dataset of over 30 million documents and 25 billion tokens. The dataset was generated using the Mixtral-8x7B-Instruct-v0.1 model, a multi-expert language model introduced in (Jiang et al., 2024), designed for high-quality content generation. It is one of the largest publicly available synthetic datasets.

PeS20 (Soldaini and Lo, 2023): It comprises 1055 40 million open-access academic papers that 1056 have been cleaned, filtered, and formatted 1057 specifically for the pre-training of language 1058 models. It is derived from the Semantic 1059 Scholar Open Research Corpus (Lo et al., 2020).

1062

1063

1064

1065

1067

1068

1069

1070

1071

1072

1073

1074

1075

1077

1078

1079

1080

1081

- Zyda-StarCoder Git-Commits (Tokpanov et al., 2024): For our models, we exclusively utilize the GitHub-Issues and Jupyter-Structured subsets of the Zyda-Starcoder dataset.
- **Zyda-StarCoder-Languages**: A dataset encompassing multiple programming languages, enabling the model to perform well across diverse coding tasks.
- **FineWeb-Edu** (Lozhkov et al., 2024): A subset of high quality dataset consists of 1.3T tokens of educational web pages filtered from FineWeb dataset.

B.3 Hyperparameter Choices

We adopt a single learning rate with a warmup followed by a cosine decay schedule, replacing the dual learning rate approach used in TriLMs (Kaushal et al., 2024). Additionally, we eliminate the use of weight decay, consistent with the modifications.

Feature	TriTera
Biases	None
Activation	SwiGLU
RoPE (θ)	$5\cdot 10^5$
QKV Normalization	QK-Norm
Layer Norm	RMSNorm
Layer Norm Applied to	Outputs
Z-Loss Weight	10^{-5}
Weight Decay on Embeddings	No

Table 2: Configuration Details for TriTera

Parameter	TriTera-1B	TriTera-2B	TriTera-3B
Number of Parameters	1.526B	2.5547B	3.6680B
Hidden Size	2048	2560	3072
Number of Layers	24	26	28
Attention Heads	16	20	24
MLP Hidden Size	8192	10240	11264
Number of KV Heads	4	5	6
Embedding Size	32768	32768	32768
Max Sequence Length	2048	2048	2048
Activation Function	SiLU	SiLU	SiLU
Optimizer	AdamW	AdamW	AdamW
Learning Rate	0.0015	0.0015	0.0015
Weight Decay	0.1	0.1	0.1
Gradient Clipping	1.0	1.0	1.0

Table 3: Architecture summary for TriTera 1B, 2B, and 3B models based on revised configurations.

B.4 Hyperparameters.

1082

1083

1084

1085

1086

1087

1088

1089

1090

1091

1092

1093

1095

1096

1097

1098

1099

1100

1101

All the models are randomly initialized from a truncated normal distribution with a mean of 0 and a standard deviation of 0.02. We trained using the AdamW optimizer (Loshchilov and Hutter, 2019), with $\beta_1 = 0.9$, $\beta_2 = 0.95$, and $\epsilon = 10^{-5}$. The weight decay was applied with a value of 0.1. A cosine learning rate schedule was employed, with a warmup of 2000 steps, followed by a decay of the final learning rate to 10% of the peak learning rate. We used gradient clipping with a threshold of 1.0. Metrics were logged every 10 steps. For simplicity during training, we adopt a single learning rate with a warmup followed by a cosine decay schedule, replacing the dual learning rate approach used in Spectra. Additionally, we eliminate the use of weight decay, consistent with the modifications. Table 3 summarizes the hyperparameters for our largest models.

B.5 Hardware and Training Setups

1102Each node in the Frontier cluster includes four1103AMD MI250X accelerators, with each acceler-1104ator featuring two GCDs that function as inde-1105pendent GPUs. The total bidirectional commu-1106nication bandwidth within a node ranges between1107100 GB/s and 400 GB/s. The nodes are connected1108via Ethernet-based HPE Slingshot interconnects.

Each node is equipped with four links, each provid-1109ing a total directional bandwidth of 50 GB/s. Our1110approach scales near-linearly up to 2048 GPUs, as1111shown in Figure 71112



Figure 7: Number of GPUs vs. Relative Speedup.

C Scaling Laws

C.1 Scaling Laws of TriLMs and FloatLMs

In Section 2.2, we derived the scaling law for1115TriLMs as a function of the number of parameters (N) and the number of training tokens used1116(D) by assuming the parametric form defined in1118Kaplan et al. (2020); Hoffmann et al. (2022). We1119

1113



Figure 8: Effect of scaling number of parameters (left) and number of training tokens (right) on final validation loss for FloatLMs. The dotted lines show the power law derived in Equation (3).

(3)

apply the same procedure to derive the scaling law for FloatLMs which use 16-bit precision to facilitate direct comparison and understand the effect of compute on performance.

addition In to the ternary LLMs described in Section 2.2, train correwe sponding 16-bit models which refer we as FloatLMs parameters across sizes to \in [990M, 1900M, 3900M, 5600M, 11000M](excluding embeddings) and dataset sizes $\in [20B, 40B, 75B, 150B]$ tokens. We follow the same procedure as for TriLMs and obtain the following power law for FloatLMs,

 $\hat{L}(N,D) \approx 2.17 + \frac{7.86}{N^{0.56}} + \frac{3.42}{D^{0.53}}.$

Comparing this with Equation (2), we make two in-

teresting observations. First, the constant term and

the coefficients are markedly different for ternary

and float LMs, indicating that these terms might be

dependent on the level of quantization. Second, the

terms involving N and D have almost the same ex-

ponents for FloatLMs, which means that increasing

either parameters and training tokens has a similar

effect on improving LLM performance. This is in

contrast to TriLMs, where the term involving train-

ing tokens decays much more rapidly than term

ferent FloatLM models against the number of pa-

rameters and the number of training tokens, along

Figure 8 shows the final validation loss for dif-

1132

1120

1121

1122

1123

1124

1125

1126

1127

1128

1129

1130 1131

1135 1136

1137 1138 1139

1140 1141

1142

1143 1144

1145 1146

1147 1148

1149

1150 1151

1152

We obtain the coefficients for the parametric scaling law in Equation (1) by finding the least squares

C.2 Parametric Fit for Scaling Law

involving number of parameters.

with the scaling law fit.

fit on the final validation losses of the suite of models trained across different parameter and training token values. 1153

1154

1155

1156

1157

1158

1159

1160

1161

1162

1163

1164

1165

1166

1167

1168

1169

1170

1171

1172

1173

1174

1175

1176

1177

1178

1179

1180

1181

1182

1183

To evaluate our fit, we calculate the coefficient of determination, or R^2 , which is a statistical measure that indicates how well a model fits a set of data, with $R^2 = 1.0$ indicating a perfect fit. Our fitted power laws have $R^2 = 0.9921$ for TriLMs and $R^2 = 0.9958$ for FloatLMs. Figure 9 plots the predicted validation loss following our derived scaling law versus the actual empirical values.

D Benchmark Details

We benchmark TriLM across knowledge, commonsense, and reasoning benchmarks. We average our scores across three different 'seeds'.

D.1 Commonsense and Reasoning

We report commonsense and reasoning benchmark scores across 6 benchmarks in Table 4. Each is considered in a zero-shot setting. Following are the details of each of the benchmarks considered:

- ARC Challenge and Easy: (Clark et al., 2018) The ARC dataset consists of 7,787 multiple-choice science questions, split into two categories: Challenge and Easy. We compute both the accuracy and normalized accuracy for these two sets.
- **BoolQ**: (Clark et al., 2019) BoolQ is a reading comprehension dataset featuring naturally occurring yes/no questions. We evaluate the model's performance by calculating its accuracy on this task.
- HellaSwag: (Zellers et al., 2019) HellaSwag is a dataset for testing grounded commonsense 1185



Figure 9: Predicted versus actual values of the final validation loss based on the parametric fit of the scaling law for TriLMs (left) and FloatLMs (right).

Dataset	Metric	TriTera 1B	TriTera 2B	TriTera 3B	Llama-1 7B
	acc	$33.45{\scriptstyle\pm1.38}$	$37.29{\pm}1.41$	40.61 ± 1.44	$41.81 {\pm} 1.44$
Arc Challenge	acc_norm	$36.43{\scriptstyle\pm1.41}$	$39.69{\scriptstyle\pm1.43}$	$42.58{\scriptstyle\pm1.44}$	$44.80{\scriptstyle\pm1.45}$
Ano Eooy	acc	$69.82{\pm}0.94$	$72.60{\scriptstyle\pm0.92}$	$75.97{\scriptstyle\pm0.88}$	$75.25{\scriptstyle\pm0.89}$
Arc Easy	acc_norm	$62.54{\scriptstyle\pm0.99}$	$67.42{\scriptstyle\pm0.96}$	$71.93{\scriptstyle \pm 0.92}$	$72.81{\scriptstyle \pm 0.91}$
BoolQ	acc	$62.57{\scriptstyle\pm0.85}$	$56.70{\scriptstyle\pm0.87}$	$66.15{\scriptstyle \pm 0.83}$	$75.11 {\pm} 0.76$
HallaSwag	acc	$43.20{\pm}0.49$	$46.44{\scriptstyle\pm0.50}$	$49.65{\scriptstyle\pm0.50}$	$56.95{\scriptstyle\pm0.49}$
nenaswag	acc_norm	$56.61{\scriptstyle\pm0.49}$	$61.37{\pm}0.49$	$66.28{\scriptstyle\pm0.47}$	$76.21{\pm}0.42$
LAMBADA (OpenAI)	acc	$47.31 {\pm} 0.70$	$48.85{\scriptstyle\pm0.70}$	$54.22{\pm}0.89$	$73.53{\scriptstyle\pm0.61}$
LAMBADA (Standard)	acc	$34.81{\pm}0.66$	$38.58{\scriptstyle\pm0.68}$	$47.04{\scriptstyle\pm0.70}$	$67.82 {\pm} 0.65$
	acc	$22.12{\pm}1.63$	$22.27{\pm}1.63$	$22.00{\pm}1.66$	22.73 ± 1.64
LogIQA	acc_norm	$27.04 {\pm} 1.75$	$29.65{\scriptstyle\pm1.79}$	$30.57{\scriptstyle\pm1.81}$	$30.11{\scriptstyle\pm1.80}$
OpenBackQA	acc	$28.60 {\pm} 2.02$	$30.00{\pm}2.05$	$32.20 {\pm} 2.09$	34.20 ± 2.12
ОренвоокQA	acc_norm	$38.80{\pm}2.18$	$41.00{\pm}2.20$	$41.80{\pm}2.21$	$44.40 {\pm} 2.22$
	acc	$71.98{\scriptstyle\pm1.05}$	$73.67{\pm}1.03$	76.01 ± 1.00	78.67 ± 0.96
FIQA	acc_norm	$72.47{\pm}1.04$	$75.41 {\pm} 1.00$	$76.33{\scriptstyle\pm0.99}$	$79.16{\scriptstyle \pm 0.95}$
WinoGrande	acc	$58.09{\pm}1.39$	$58.56{\scriptstyle\pm1.38}$	$62.43{\scriptstyle\pm1.36}$	$69.93{\scriptstyle\pm1.29}$
SaiO	acc	$89.60{\scriptstyle \pm 0.97}$	$90.80{\scriptstyle \pm 0.91}$	$92.80{\scriptstyle\pm0.82}$	$94.60{\scriptstyle\pm0.72}$
SciQ	acc_norm	$84.10{\scriptstyle\pm1.16}$	$87.00{\pm}1.06$	$88.40{\pm}1.01$	$93.00{\pm}0.81$
MMLU (cont.): Humanities	acc	$29.16{\scriptstyle\pm0.65}$	$30.33{\scriptstyle\pm0.66}$	$30.90{\scriptstyle\pm0.65}$	33.28 ± 0.67
MMLU (cont.): Other	acc	$38.46{\scriptstyle\pm0.86}$	$40.42{\pm}0.86$	$49.39{\scriptstyle\pm0.87}$	$46.31{\pm}0.86$
MMLU (cont.): Social Sciences	acc	$35.81{\pm}0.86$	$38.97{\scriptstyle\pm0.87}$	$40.92{\scriptstyle\pm0.87}$	$42.44{\scriptstyle\pm0.88}$
MMLU (cont.): STEM	acc	$27.62{\scriptstyle\pm0.79}$	$30.23{\scriptstyle\pm0.80}$	$32.06{\scriptstyle\pm0.82}$	$33.43{\scriptstyle\pm0.83}$
MMLU (cont.) Average	acc	$32.34{\pm}0.39$	$34.43{\scriptstyle\pm0.39}$	$36.12{\scriptstyle\pm0.39}$	$38.21{\pm}0.40$
GSM8K	exact_match	$2.05{\pm}0.39$	$2.12{\pm}0.40$	$3.03{\pm}0.47$	$9.70{\pm}0.82$
MathOA	acc	$23.22{\pm}0.77$	$24.22{\pm}0.78$	$24.69{\scriptstyle \pm 0.79}$	$27.07{\pm}0.81$
maniQA	acc_norm	$23.12{\pm}0.77$	$24.52{\pm}0.79$	$24.63{\scriptstyle \pm 0.79}$	$26.50{\scriptstyle \pm 0.81}$

Table 4: Model performance across various datasets.

1186through multiple-choice questions. Incorrect1187answer choices are generated using Adversar-1188ial Filtering (AF), designed to deceive ma-1189chines but not humans. Accuracy and normal-

ized accuracy are reported for this dataset.

• WinoGrande: (Sakaguchi et al., 2021) Wino-Grande is a dataset of 44,000 questions designed to assess commonsense reasoning via a

1260

1261

1262

1263

1264

1265

1266

1267

1268

1269

1270

1271

1272

1273

1274

1275

1276

1277

1279

1238

1239

1240

1241

1242

1243

1244

1215

1194

1195

1196

1197

1198

1199

1200

1201

1202

1203

1205

1206

1207

1209

1210

1211

1212

1213

1214

1216 1217 1218

1219

1220

1222

1223 1224

1232

1233

1234

1235

1236

1237

1231

1229 1230

1228

1227

1226

1225

1221

racy for this task.

• LAMBADA OpenAI: (Paperno et al., 2016) LAMBADA is a dataset used to test text understanding through next-word prediction, containing narrative passages from BooksCorpus. To perform well on LAMBADA, models must leverage broad discourse information rather than just local context. We report both per-

fill-in-the-blank task with binary options. We

report the model's accuracy on this dataset.

• PIQA: (Bisk et al., 2019) The Physical In-

teraction Question Answering (PIQA) dataset

evaluates physical commonsense reasoning.

We compute accuracy and normalized accu-

plexity and accuracy for this dataset.

• LogiQA: (Liu et al., 2021) LogiQA focuses on testing human-like logical reasoning across multiple types of deductive reasoning tasks. We measure both accuracy and normalized accuracy for this dataset.

D.2 Knowledge

We report performance on SciQ, TriviaQA in Tables 4. Each is considered in a zero-shot setting. Following are the details of each of the benchmarks considered:

The knowledge-based evaluation included the following tasks:

• SciQ: (Welbl et al., 2017) The SciQ dataset contains multiple-choice questions with 4 answer options from crowd-sourced science exams. The questions range from Physics, Chemistry and Biology and several other fields. We calculate the accuracy and length normalized accuracy on this task.

• TriviaQA: (Joshi et al., 2017) TriviaQA is a reading comprehension dataset containing question-answer-evidence triples. We calculate the exact match accuracy on this task.

• MMLU (Hendrycks et al., 2021): The benchmark aims to assess the knowledge gained during pretraining by evaluating models solely in zero-shot and few-shot scenarios. It spans 57 subjects, including STEM fields, humanities, social sciences, and more.

Serving benchmark for inference **D.3**

We report the following serving benchmark for our TriRun kernels.

- Time to First Token. The time taken from the start of the inference process until the model generates its first token. This metric is used to measure the latency before the model begins producing outputs.
- Time per Output Token. The average time taken by the model to generate each subsequent token after the first. This metric reflects the efficiency of the model in producing tokens once the inference process has started.
- Total Tokens per Second. The overall rate at which the model generates tokens, including both the initial and subsequent tokens. This metric accounts for the entire sequence generation process and provides an aggregate measure of inference speed.
- Output Tokens per Second. The rate at which the model generates tokens after the first token has been produced. This metric focuses on sustained generation speed, reflecting the model's efficiency once the decoding process has started.

Formal Proofs E

Notations and Theorem **E.1**

Theorem 1 (Correctness). Let D (d_1, d_2, \ldots, d_n) be a sequence of ternary digits $d_i \in \{-1, 0, 1\}$. When D is partitioned into blocks of size k and each block is encoded into a *p*-bit integer, the encoding and decoding operations P and U are lossless if and only if $2^p > 3^k$; that is, U(P(D)) = D.

Let

$$D = \{d_1, d_2, \dots, d_n\}, \qquad d_i \in \{-1, 0, 1\},$$

be a sequence of balanced ternary digits. We partition D into blocks of k digits (with the last block possibly shorter). For a given block, define the shifted digits by

$$d'_j = d_j + 1, \quad j = 0, 1, \dots, k - 1,$$
 1278

so that $d'_i \in \{0, 1, 2\}$. Then define the integer

$$N = \sum_{j=0}^{k-1} d'_j \cdot 3^{k-1-j}.$$
 1280

1283

1284

- 1285
- 1286

1287 1288

1289

1291

1292

1293

1294

1295

1296

1297

1298

1299

1300

1301

1302

1303

1304

1306

1307

1308

1309

1311

Since each d'_i is in $\{0, 1, 2\}$, we have

 $0 \le N \le 3^k - 1.$

Assume we choose an integer p such that

 $2^p > 3^k$.

The *packing* function is defined by

$b = \left\lfloor \frac{N \cdot 2^p + (3^k - 1)}{3^k} \right\rfloor.$

This mapping is one-to-one on the set $\{0, 1, \ldots, 3^k - 1\}$ and yields an integer b in the range $[0, 2^p - 1]$.

The *unpacking* function recovers a number x via

$$x = \left\lfloor \frac{b \cdot 3^k - (3^k - 1) + (2^p - 1)}{2^p} \right\rfloor.$$

The recovery of the shifted digits is given by:

$$d'_j = \left(\left\lfloor \frac{x}{3^{k-1-j}} \right\rfloor \right) \mod 3, \quad j = 0, 1, \dots, k-1.$$

E.2 Proof of Theorem 1 (Correctness).

Step 1. Necessity of the Condition. Notice that the mapping P takes an input $N \in \{0, 1, ..., 3^k - 1\}$ (a total of 3^k values) and produces an output $b \in \{0, 1, ..., 2^p - 1\}$ (a total of 2^p values). If

 $2^p \le 3^k,$

then by the pigeonhole principle the mapping Pcannot be injective, and therefore lossless recovery is impossible. Thus, a necessary condition for U(P(D)) = D is that

 $2^p > 3^k$.

We now show that U(P(D)) = D if and only if $2^p > 3^k$. We start by showing that x = N, and then we recover the original digits.

Step 2. Expressing the Packing Equation via the Division Algorithm. By the division algorithm, there exists a unique remainder integer r with $0 \le r \le 3^k - 1$ such that

1312
$$N \cdot 2^p + (3^k - 1) = b \cdot 3^k + r.$$

1313 Rearranging, we obtain

1314 $N \cdot 2^p = b \cdot 3^k - (3^k - 1) + r.$

Dividing both sides by 2^p yields

$$N = \frac{b \cdot 3^k - (3^k - 1)}{2^p} + \frac{r}{2^p}.$$
 1316

Because $0 \le r \le 3^k - 1$, the term

 $\frac{r}{2^p}$

1318

1315

1317

1321

1322

1331

1336

1338

1340

satisfies

$$0 \le \frac{r}{2^p} < \frac{3^k}{2^p}.$$
 1320

Thus, the requirement $2^p > 3^k$ is equivalent to having

$$0 \le \frac{r}{2^p} < 1. \tag{1323}$$

If $2^p \le 3^k$ the fractional part might reach or exceed13241, and the mapping would fail to be one-to-one.1325Hence, the lossless property holds *if and only if*1326 $2^p > 3^k$.1327

Step 3. Recovery of N via the Decoding Opera-1328tion. Examine the decoding formula:1329

$$x = \left\lfloor \frac{b \cdot 3^k - (3^k - 1) + (2^p - 1)}{2^p} \right\rfloor.$$
 1330

We rewrite the expression inside the floor as

$$\frac{b \cdot 3^{k} - (3^{k} - 1) + (2^{p} - 1)}{2^{p}}$$

$$= \frac{b \cdot 3^{k} - (3^{k} - 1)}{2^{p}} + \frac{2^{p} - 1}{2^{p}}$$

$$= N - \frac{r}{2^{p}} + \frac{2^{p} - 1}{2^{p}}$$

$$= N + \frac{(2^{p} - 1) - r}{2^{p}}.$$
1332

Since $0 \le r \le 3^k - 1$ and $3^k < 2^p$, the correction 1333 term 1334

$$\frac{(2^p - 1) - r}{2^p}$$
 1335

satisfies

$$0 \le \frac{(2^p - 1) - r}{2^p} < 1.$$
1337

Thus,

 $N \le N + \frac{(2^p - 1) - r}{2^p} < N + 1.$ 1339

Taking the floor gives

$$x = N.$$
 1341

1346 1347

- 1349
- 1350

1353

1354

1355

1356

1357

1358

1359 1360

- 1361

1363 1364

1365

1366

1367

1368

1370

- 1371
- 1372
- 1373 1374

1376

Step 4. Recovery of the Original Ternary Digits

Since N represents the base-3 number with shifted digits $d'_i \in \{0, 1, 2\}$, we recover each d'_i by writing N in base 3. It is important to note that if N has a "short" base-3 representation (i.e., fewer than kdigits), we must pad the representation on the left with zeros so that it has exactly k digits. In other words, we interpret the expansion of x as

$$x = \sum_{j=0}^{k-1} d'_j \cdot 3^{k-1-j},$$

where the digits d'_{j} include leading zeros as needed. Then, for each $j = 0, 1, \ldots, k - 1$, we have

$$d_j' = \left(\left\lfloor \frac{x}{3^{k-1-j}} \right\rfloor \right) \mod 3.$$

Finally, reversing the initial shift,

$$d_j = d'_j - 1, \quad j = 0, 1, \dots, k - 1,$$

retrieves the original balanced ternary digits.

Conclusion

The decoding operation precisely recovers N, and therefore the original sequence of digits. In other words.

$$U(P(D)) = D.$$

This completes the corrected proof that the packing and unpacking functions are exact inverses.

Inference implementation on CPUs and F benchmarking across hardware.

Additional Implementation details of **F.1** TQ2.

For quantization, the packed value calculation and detailed encoding steps are as follows:

- **Packing**: $q_{\text{packed}} = q_0 + 4q_1 + 16q_2 + 64q_3$.
- Storage: 64 bytes for quantized elements + 2 bytes for the float 16 scaling factor d_i , totaling 66 bytes per block.

For dequantization, the explicit unpacking pro-1377 cedure involves: $q_0 = q_{\text{packed}} \mod 4$, $q_1 =$ $\left|\frac{q_{\text{packed}}}{4}\right| \mod 4$, $q_2 = \lfloor \frac{q_{\text{packed}}}{16} \rfloor \mod 4,$ 1378 $q_3 = \lfloor \frac{q_{\text{packed}}}{64} \rfloor \mod 4$. The ternary storage method 1379 uses only 2 bits per element, with minimal overhead from the float16 scale per block. The process 1381

relies on hardware-friendly bitwise operations for fast packing and unpacking, making it suitable for large-scale deployments in memory-constrained environments while maintaining a balance between numerical fidelity and storage efficiency.

F.2 Additional Implementation details of **TQ1**.

Ternary digit extraction using fixed-point and 1389 **bitwise operations.** In this optimized decoding 1390 approach, we define *i* as the index variable, which 1391 represents the iteration counter for extracting each 1392 trit. The index i ranges from 0 to 4, as we are 1393 extracting k = 5 trits from a packed byte b. The 1394 procedure begins by setting $b_0 = b$. For each it-1395 eration *i*, we multiply the current value b_i by 3, 1396 yielding a 10-bit intermediate value. The high byte of this value is then extracted to obtain the ternary 1398 digit $d'_i = \left| \frac{b_i \cdot 3}{2^8} \right|$, where $d'_i \in \{0, 1, 2\}$. After this, 1399 the remainder is updated for the next iteration using 1400 the operation $b_{i+1} = (b_i \cdot 3) \& 0xFF$. This process 1401 repeats for all iterations i = 0, 1, 2, 3, 4, extracting 1402 the corresponding ternary digits. Once all the trits 1403 d'_i are extracted, they are normalized by subtracting 1404 1, mapping the values from $\{0, 1, 2\}$ to $\{-1, 0, 1\}$. 1405

Algorithm 1 Ternary Digit Extraction Using Fixed-Point and Bitwise Operations

- 1: **Input:** Packed byte *b*
- 2: Output: Extracted ternarv digits d_0, d_1, d_2, d_3, d_4
- 3: Initialize $b_0 = b$
- 4: for each iteration i = 0, 1, 2, 3, 4 do
- Multiply b_i by 3 to get a 10-bit intermediate 5: value
- Extract high byte to get ternary digit $d'_i =$ 6:
- Update remainder for next iteration: 7: $b_{i+1} = (b_i \cdot 3) \& 0xFF$
- 8: end for
- 9: Normalize extracted digits by subtracting 1, mapping $\{0, 1, 2\}$ to $\{-1, 0, 1\}$

10: **Return:** d_0, d_1, d_2, d_3, d_4

This iterative method replaces the costly division and modulo operations with fixed-point arithmetic and bitwise masking, both of which are highly optimized for SIMD implementations. The structure of this approach minimizes data dependencies, enabling the parallel extraction of trits across multiple packed bytes. Furthermore, by leveraging the near

1406

1407

1408

1412

1382

1383

1384

1385



Figure 10: Comparison of output tokens for different model sizes running on a AMD EPYC 750 laptop: (Left) Output tokens (for a 256 prompt with 64 output tokens). (Right) Output tokens per second versus model size. For more details, refer to Table 5

equivalence of 3^5 and 2^8 , it achieves efficient de-1413 coding of ternary values with computational com-1414 plexity that scales linearly with k. The avoidance of 1415 costly arithmetic operations and compatibility with 1416 SIMD architectures make this approach particu-1417 1418 larly well-suited for high-performance applications involving ternary arithmetic. 1419

Benchmarking across various hardware. **F.3**

1420

1421

We present a comprehensive benchmarking analysis of quantization kernels: TQ1 (1.6 bits), TQ2 1422 (2 bits), Q4 (4 bits, implementation provided in 1423 1424 ggml), and FP16 (16 bits), across various model sizes ranging from 560M to 3.9B parameters and 1425 different token configurations. The benchmarks are 1426 executed on the AMD EPYC 7502 and Apple M4 1427 Max (14 CPU cores). Detailed results are presented 1428 in Tables 6 and 5. It should be noted that further 1429 hardware-level optimizations are possible and will 1430 be addressed in future work. 1431

Prompt Encoding Performance: On the Ap-1432 ple M4 Max, TQ1 and TQ2 outperformed FP16 1433 and Q4, particularly for longer prompts, indicat-1434 ing efficient utilization of lower-bit quantization 1435 for prompt processing on this architecture. In 1436 1437 contrast, benchmarks on the AMD EPYC 7502 showed that FP16 achieved superior throughput for 1438 shorter prompts (32-128 tokens), while Q4 and 1439 TQ2 gained an advantage at 256 tokens, highlight-1440 ing a precision vs. memory bandwidth trade-off. 1441 1442 TQ1 underperformed FP16 and Q4 on this platform. Across both architectures, larger models led 1443 to reduced prompt encoding throughput.

Autoregressive Decoding Performance. Autore-1445 gressive decoding consistently demonstrated quan-1446 tization's performance benefits on both platforms. 1447 Quantized kernels (Q4, TQ2, TQ1) outperformed 1448

FP16 in output tokens per second. AMD EPYC 7502 showed substantial Q4 gains over FP16, with TQ2 further improving throughput, highlighting reduced precision benefits for decoding. Apple M4 Max showed even greater quantization improvements; TQ2 achieved highest throughput, followed by TQ1 and Q4, all exceeding FP16. Output token length (8-256) minimally impacted decoding throughput, suggesting independence within this range. Larger models reduced decoding throughput, consistent with prompt encoding.

1449

1450

1451

1452

1453

1454

1455

1456

1457

1458

1459

1460

1461

1462

1463

1464

1465

1466

1467

1468

1469

1470

1471

1472

1473

1474

1475

1476

Combined Prompt Encoding and Autoregressive Decoding Performance. The combined benchmark confirmed quantization advantages. For both platforms, quantized kernels, especially TQ2 and O4, delivered higher overall tokens per second than FP16 in combined scenarios. Prompt/decode token ratio (256/8, 256/64, 256/128) influenced overall throughput. Increased decoding token proportion decreased overall tokens per second, reflecting lower decoding throughput relative to prompt encoding. Apple M4 Max demonstrated highest combined throughput with TQ1 and TQ2, particularly at higher decoding token ratios, indicating optimization for end-to-end generation on this architecture.

G **TriRun Kernel Design for Accelerated Matrix Multiplication**

This section presents the design of the TriRun 1477 kernel, which accelerates matrix multiplication 1478 $A \times B \rightarrow C$, where A is stored in half-precision 1479 (16-bit floating point), B is quantized to 2 bits per 1480 element, and C is accumulated in single-precision 1481 (32-bit floating point) before optional conversion 1482 to half-precision. The kernel optimizes memory 1483 efficiency and computational throughput through 1484

Cor	nfigurati	on	Model Size							
Tokens	Bits	Kernel	560M	1.1B	1.5B	2.4B	3.9B			
	Pron	npt Encoo	ling Benchma	rk (Prompt To	kens/seconds)	1				
32	16	FP16	223.1 ± 0.3	110.7 ± 0.1	77.2 ± 0.2	49.1 ± 0.0	30.7 ± 0.1			
32	4	O4	182.4 ± 0.3	92.0 ± 0.1	70.2 ± 0.9	44.2 ± 0.8	27.8 ± 0.0			
32	2	TQ2	315.2 ± 0.6	165.1 ± 0.4	130.1 ± 0.1	83.7 ± 0.0	51.3 ± 0.1			
32	1.6	TQ1	181.1 ± 0.2	89.2 ± 0.1	70.0 ± 0.1	40.3 ± 0.1	25.4 ± 0.0			
64	16	FP16	233.0 ± 0.3	113.5 ± 0.1	80.2 ± 0.1	49.7 ± 0.6	31.0 ± 0.0			
64	4	Q4	182.9 ± 0.5	98.7 ± 0.1	69.3 ± 0.2	44.2 ± 0.7	27.6 ± 0.0			
64	2	TQ2	320.5 ± 0.5	179.2 ± 0.3	130.6 ± 0.1	83.9 ± 0.3	51.1 ± 0.1			
64	1	TQ1	180.9 ± 0.5	89.6 ± 0.1	66.6 ± 0.4	40.3 ± 0.0	25.3 ± 0.0			
128	16	FP16	228.6 ± 1.1	116.2 ± 0.2	81.1 ± 0.2	51.5 ± 0.1	32.1 ± 0.0			
128	4	Q4	179.2 ± 0.7	97.0 ± 0.6	69.3 ± 1.0	44.8 ± 0.1	27.9 ± 0.0			
128	2	TQ2	305.2 ± 2.2	174.8 ± 0.1	124.2 ± 0.1	81.9 ± 0.1	51.5 ± 0.1			
128	1.6	TQ1	177.2 ± 0.3	90.4 ± 0.1	65.8 ± 0.1	40.5 ± 0.1	25.5 ± 0.0			
256	16	FP16	220.3 ± 0.6	105.9 ± 1.0	79.9 ± 0.1	50.0 ± 0.1	31.3 ± 0.1			
256	4	Q4	170.1 ± 0.1	90.0 ± 2.2	69.3 ± 0.1	42.9 ± 0.1	27.3 ± 0.0			
256	2	TQ2	287.1 ± 2.2	176.5 ± 1.7	122.4 ± 0.1	77.5 ± 0.3	49.9 ± 0.1			
256	1.6	TQ1	169.5 ± 0.5	88.0 ± 1.0	64.3 ± 0.0	39.4 ± 0.0	24.9 ± 0.0			
Autoregressive Decoding Benchmark (Output Tokens/seconds)										
8	16	FP16	37.6 ± 0.2	16.9 ± 0.0	14.1 ± 0.0	8.6 ± 0.0	5.4 ± 0.0			
8	4	04	83.0 ± 0.0	47.1 ± 0.2	35.5 ± 0.0	22.6 ± 0.0	15.1 ± 0.0			
8	2	TO2	135.1 ± 0.3	84.6 ± 0.1	62.0 ± 0.1	42.0 ± 0.0	29.2 ± 0.0			
8	1.6	TÕ1	102.0 ± 0.8	62.5 ± 0.1	48.6 ± 0.0	30.1 ± 0.1	20.7 ± 0.0			
64	16	FP16	37.4 ± 0.0	17.8 ± 0.0	14.0 ± 0.0	8.7 ± 0.0	5.4 ± 0.0			
64	4	04	83.1 ± 0.6	46.3 ± 0.7	35.2 ± 0.1	23.1 ± 0.0	15.0 ± 0.1			
64	2	TO2	126.3 ± 0.0	83.2 ± 0.1	60.8 ± 0.5	44.1 ± 0.1	28.9 ± 0.3			
64	1.6	TÕ1	105.4 ± 3.6	56.9 ± 0.3	45.1 ± 0.1	29.8 ± 0.0	20.5 ± 0.0			
128	16	FP16	37.2 ± 0.1	18.7 ± 0.3	14.3 ± 0.0	8.7 ± 0.0	5.4 ± 0.0			
128	4	04	85.6 ± 0.3	47.9 ± 0.1	37.5 ± 0.1	23.6 ± 0.0	15.0 ± 0.0			
128	2	TO2	131.4 ± 0.3	82.2 ± 0.5	64.1 ± 0.0	43.1 ± 0.1	28.8 ± 0.0			
128	1.6	TÕ1	104.4 ± 0.2	60.5 ± 0.0	47.7 ± 0.1	31.8 ± 0.1	20.8 ± 0.0			
256	16	FP16	36.4 ± 0.2	18.0 ± 0.0	14.0 ± 0.1	8.4 ± 0.0	5.3 ± 0.0			
256	4	O4	82.3 ± 0.7	44.1 ± 0.7	36.1 ± 0.1	21.9 ± 0.1	14.6 ± 0.0			
256	2	TQ2	117.5 ± 3.9	72.0 ± 0.3	59.7 ± 0.5	37.6 ± 0.1	27.7 ± 0.2			
256	1.6	TQ1	94.5 ± 0.4	58.6 ± 0.6	44.0 ± 0.1	31.0 ± 0.0	19.6 ± 0.3			
F	Prompt	Encoding	g + Autoregres	sive Decoding	Benchmark (Tokens/secon	ds)			
256/8	16	FP16	190.2 ± 0.1	90.3 ± 0.3	73.7 ± 0.1	43.4 ± 0.1	26.6 ± 0.1			
256/8	4	04	167.6 ± 0.2	86.0 ± 0.2	70.2 ± 0.2	41.1 ± 0.1	27.7 ± 0.3			
256/8	2	TO2	271.7 ± 1.0	149.3 ± 0.4	118.4 ± 0.7	73.6 ± 0.1	50.7 ± 0.1			
256/8	1.6	TOI	164.8 ± 0.6	82.4 ± 0.1	65.7 ± 0.1	38.4 ± 0.1	25.2 ± 0.0			
256/64	16	FP16	103.8 ± 0.7	52.3 ± 0.0	41.8 ± 0.1	25.1 ± 0.1	15.1 ± 0.6			
256/64	4	04	133.4 ± 0.8	72.4 ± 0.0	57.3 ± 0.3	35.2 ± 0.1	23.5 ± 0.0			
256/64	2	TO2	206.4 ± 2.7	123.5 ± 0.1	103.3 ± 0.4	62.1 ± 0.2	43.7 ± 0.2			
256/64	16	TOI	141.6 ± 0.1	74.5 ± 0.1	59.2 ± 0.3	35.9 ± 0.1	23.7 ± 0.2			
256/128	16	FP16	79.0 ± 1.1	39.1 ± 0.1	31.0 ± 0.0	18.8 ± 0.0	11.9 ± 0.0			
256/128	4	04	117.0 ± 0.3	63.2 ± 0.8	51.8 ± 2.1	31.7 ± 0.1	20.5 ± 0.0			
256/128	2	TO2	177.2 ± 1.0	104.6 + 1.0	85.7 ± 0.1	54.5 ± 0.3	37.9 ± 0.2			
256/128	1.6	TQ1	125.5 ± 0.5	68.5 ± 0.2	54.6 ± 0.2	33.7 ± 0.1	22.4 ± 0.0			

Table 5: Tokens per second for different model sizes and quantization kernels with varying prompt lengths on AMD EPYC 7502. Values represent mean ± standard deviation.

Con	ifigurati	guration Model Size								
Tokens	Bits	Kernel	560M	1.1B	1.5B	2.4B	3.9B			
	Pr	ompt Enc	oding Benchma	rk (Prompt Tok	ens/seconds)					
32	16	FP16	730.0 ± 6.5	417.6 ± 17.3	295.9 ± 2.4	152.4 ± 0.2	91.2 ± 0.7			
32	4	Q4	490.4 ± 3.2	270.0 ± 1.6	195.2 ± 0.9	106.1 ± 0.6	61.8 ± 0.3			
32	2	TQ2	543.0 ± 3.5	305.1 ± 1.1	221.9 ± 0.6	118.3 ± 0.9	68.6 ± 0.3			
32	1.6	TQ1	617.9 ± 2.8	362.7 ± 2.5	276.5 ± 5.7	145.5 ± 1.4	84.0 ± 0.0			
64	16	FP16	1223.8 ± 21.7	640.8 ± 2.1	440.4 ± 0.8	247.1 ± 0.5	144.7 ± 0.4			
64	4	Q4	886.1 ± 7.1	451.0 ± 1.3	320.7 ± 0.5	180.0 ± 1.1	105.5 ± 0.4			
64	2	TQ2	951.1 ± 10.6	501.7 ± 1.1	363.0 ± 1.2	198.7 ± 0.3	116.2 ± 0.3			
64	1.6	TQ1	1104.4 ± 11.5	578.3 ± 9.2	435.7 ± 0.4	235.2 ± 0.7	136.1 ± 0.4			
128	16	FP16	1256.1 ± 4.2	788.2 ± 6.4	564.8 ± 1.7	328.0 ± 1.7	205.8 ± 0.6			
128	4	Q4	1081.5 ± 4.6	629.7 ± 2.4	460.6 ± 0.6	266.6 ± 0.5	162.5 ± 0.3			
128	2	TQ2	1143.2 ± 7.2	677.9 ± 2.7	494.3 ± 2.7	285.8 ± 1.0	175.8 ± 0.3			
128	1.6	TQ1	1223.2 ± 11.1	769.6 ± 4.6	556.8 ± 0.6	320.4 ± 2.1	197.9 ± 0.2			
256	16	FP16	1485.2 ± 3.3	785.5 ± 2.8	611.6 ± 1.3	367.5 ± 0.7	243.6 ± 3.6			
256	4	Q4	1350.2 ± 3.4	710.3 ± 1.4	545.2 ± 2.1	325.8 ± 0.5	209.3 ± 2.2			
256	2	TQ2	1398.6 ± 2.6	738.9 ± 2.4	561.7 ± 1.9	339.2 ± 0.7	225.9 ± 0.5			
256	1.6	TQ1	1468.0 ± 3.5	786.7 ± 1.7	601.8 ± 2.2	361.6 ± 0.2	242.9 ± 0.5			
Autoregressive Decoding Benchmark (Output Tokens/seconds)										
8	16	FP16	170.9 ± 0.8	92.6 ± 0.1	71.5 ± 0.0	44.5 ± 0.0	28.1 ± 0.0			
8	4	Q4	237.8 ± 0.3	134.8 ± 0.3	107.2 ± 0.3	64.8 ± 0.6	43.3 ± 0.7			
8	2	TQ2	278.7 ± 0.6	167.4 ± 0.1	134.0 ± 0.2	86.6 ± 0.0	57.6 ± 0.1			
8	1.6	TQ1	228.8 ± 0.5	125.7 ± 0.1	99.6 ± 0.1	62.3 ± 0.1	40.0 ± 0.1			
64	16	FP16	169.4 ± 0.3	92.4 ± 0.1	71.3 ± 0.0	44.5 ± 0.0	28.0 ± 0.2			
64	4	Q4	236.8 ± 0.7	134.0 ± 0.0	106.1 ± 0.1	66.2 ± 0.5	42.6 ± 0.2			
64	2	TQ2	279.7 ± 0.1	166.5 ± 0.1	132.2 ± 0.1	86.1 ± 0.0	57.5 ± 0.0			
64	1.6	TQ1	227.4 ± 0.5	125.4 ± 0.1	98.6 ± 0.1	62.1 ± 0.0	38.3 ± 0.0			
128	16	FP16	171.5 ± 0.1	91.6 ± 0.1	71.0 ± 0.1	44.5 ± 0.1	28.1 ± 0.1			
128	4	Q4	232.7 ± 0.3	132.2 ± 0.1	105.5 ± 0.1	67.0 ± 0.1	43.5 ± 0.3			
128	2	TQ2	281.3 ± 1.0	164.0 ± 0.2	132.0 ± 0.1	85.1 ± 0.0	56.9 ± 0.0			
128	1.6	TQ1	225.3 ± 1.6	124.5 ± 0.1	97.8 ± 0.1	61.6 ± 0.0	39.7 ± 0.0			
256	16	FP16	166.0 ± 0.4	89.4 ± 0.4	69.1 ± 0.2	43.3 ± 0.2	27.7 ± 0.0			
256	4	Q4	225.1 ± 0.2	128.4 ± 0.1	101.6 ± 0.6	63.7 ± 0.5	41.1 ± 0.4			
256	2	TQ2	268.9 ± 0.2	158.6 ± 1.0	128.5 ± 0.2	82.9 ± 0.2	55.6 ± 0.0			
256	1.6	TQ1	217.2 ± 1.1	121.1 ± 0.6	95.5 ± 0.0	60.3 ± 0.1	39.0 ± 0.0			
	Pron	npt Encod	ing + Autoregre	ssive Decoding	Benchmark (7	Fokens/second	s)			
256/8	16	FP16	1142.4 ± 7.0	628.9 ± 1.4	489.9 ± 1.5	296.4 ± 0.7	194.6 ± 0.3			
256/8	4	Q4	1165.6 ± 2.6	620.8 ± 2.2	481.8 ± 1.4	288.8 ± 0.5	186.6 ± 0.9			
256/8	2	TQ2	1234.7 ± 0.9	668.9 ± 1.3	513.5 ± 1.1	308.6 ± 0.3	202.1 ± 0.5			
256/8	1.6	TQ1	1241.5 ± 4.7	665.5 ± 4.9	517.6 ± 1.2	311.7 ± 0.5	205.4 ± 0.3			
256/64	16	FP16	550.0 ± 2.9	298.9 ± 0.5	234.8 ± 0.2	144.1 ± 0.3	93.6 ± 0.1			
256/64	4	Q4	648.3 ± 1.1	358.6 ± 1.7	286.8 ± 0.3	175.2 ± 0.7	114.6 ± 0.4			
256/64	2	TQ2	726.3 ± 1.9	415.5 ± 0.5	328.3 ± 0.3	205.2 ± 0.2	135.9 ± 0.4			
256/64	1.6	TQ1	652.7 ± 2.4	364.1 ± 0.6	285.7 ± 0.3	177.0 ± 0.2	115.7 ± 0.4			
256/128	16	FP16	385.8 ± 3.5	210.4 ± 1.2	165.1 ± 0.5	102.1 ± 0.2	66.1 ± 0.2			
256/128	4	Q4	475.3 ± 0.7	270.2 ± 0.3	216.6 ± 0.4	133.1 ± 0.6	87.5 ± 0.4			
256/128	2	TQ2	540.8 ± 0.6	317.9 ± 0.6	255.4 ± 0.2	160.8 ± 0.1	108.2 ± 0.1			
256/128	1.6	TQ1	466.8 ± 0.5	265.8 ± 0.4	209.9 ± 0.1	130.9 ± 0.1	86.0 ± 0.3			

Table 6: Tokens per Second for Different Model Sizes and Quantization Kernels M4 Max (14CPU Coresz). Values represent mean ± standard deviation.

specialized data layouts, dequantization strategies, 1485 and tensor-core utilization. Key components in-1486 clude: 1487

G.1 Data Organization and Quantization 1488

2-Bit Weight Matrix (B Storage) The 2-bit 1489 quantized elements of B are packed into 64-bit 1490 int2 vectors, where each 32-bit integer contains 1491 16 quantized weights. During loading, 64-bit 1492 global memory transactions retrieve 32 weights per 1493 int2, minimizing memory bandwidth. To align 1494 with tensor-core requirements, these packed values 1495 are asynchronously copied to shared memory via 1496 cp. async instructions, then unpacked into 16-bit 1497 fragments for computation. 1498

1499

1500

1501

1502

1504

1505

1506

1507

Half-Precision Matrix (A Access) Matrix A is stored in half-precision and loaded via 128-bit int4 vectors, fetching eight elements per transaction. This aligns with the 16-byte memory alignment optimal for GPU global memory accesses. Subsequent stages repack these into 16×16 submatrices compatible with tensor-core operations.

G.2 Dequantization and Tensor-Core Computation

The dequant function performs dequantiza-1508 tion of 2-bit integer values into half-precision floating-point representations, employing 1510 hardware-optimized bitwise operations and 1511 fused arithmetic to enable efficient tensor core 1512 execution. Rather than relying on conventional 1513 shift-and-mask techniques, the implementation 1514 decomposes each 32-bit word-which encodes 1516 sixteen 2-bit weights—using a specialized bitwise operation that leverages a tailored mask to both 1517 isolate the individual weight segments and embed 1518 a predetermined FP16 exponent. Following this, an integrated arithmetic fusion stage applies a 1520 zero-point adjustment, effectively adding 1.0 1521 to the extracted values, and performs dynamic 1522 range scaling through a fused multiply-add 1523 operation. This approach diverges from the traditional scale \cdot (w - zero_point) formulation 1525 by consolidating multiple arithmetic steps into 1526 a single, hardware-specific sequence. Subsequently, per-group FP16 scales are applied to 1528 1529 the dequantized values, which are then stored in register-based fragments (FragB) to minimize 1530 shared memory contention. Later, the kernel 1531 employs ldmatrix.sync.aligned.m8n8.x4 to load A and B fragments into tensor-core 1533

registers. Each mma.sync.aligned.m16n8k16 1534 operation computes a $16 \times 8 \times 16$ submatrix product, 1535 accumulating results into 32-bit floating-point 1536 fragments (FragC) for numerical stability. By 1537 unrolling across submatrix tiles, the kernel fully 1538 utilizes tensor-core throughput while maintaining 1539 warp-level synchronization. 1540

1541

1542

1543

1544

1545

1546

1547

1548

1552

1553

1554

1555

1556

1557

1558

1559

1560

1561

1562

1563

1565

1566

1567

1568

1569

1570

1571

G.3 Memory Latency Hiding via **Asynchronous Pipelines**

To overlap computation with memory transfers, the kernel implements a four-stage software pipeline with double buffering. Key mechanisms include:

- Asynchronous Data Copies: cp.async instructions prefetch A and B tiles into shared memory without stalling computation threads.
- Double Buffering: Two shared memory 1549 buffers alternate between data ingestion (from 1550 global memory) and consumption (by ten-1551 sor cores), ensuring continuous utilization of memory and compute units.
- cp.async Synchronization: Warps issue cp.async.commit_group to batch memory transactions and cp.async.wait_group to enforce dependencies, preventing read-afterwrite hazards.

G.4 Precision-Preserving Accumulation

Intra-Warp Reduction Partial sums within a thread block are reduced across warps using shared memory. A tree-based summation merges per-warp FragC outputs, minimizing shared memory bank conflicts through staggered access patterns.

Global Memory Atomic Reduction For outputs spanning multiple thread blocks, atomic 32-bit floating-point additions ensure correct inter-block accumulation. Final results are converted to halfprecision (if specified) using round-to-nearest-even mode, balancing precision and storage efficiency.

G.5 Performance Configuration

Thread blocks (256 threads) balance register pres-1572 sure (128/thread) and occupancy (8 warps/block). 1573 Tile dimensions adapt to problem size: 128×128 1574 tiles for small batches (m \leq 16) and 64×256 tiles 1575 for larger workloads. The 96 KB shared memory 1576 budget supports four concurrent pipeline stages, 1577 sustaining 98% tensor core utilization across varied workloads. This implementation demonstrates that 1579



Figure 11: Speedup across hardware over the years using TriRun kernels

2-bit quantized inference can achieve near-FP16 throughput while maintaining numerical fidelity, providing a practical solution for deploying compressed deep learning models on modern GPUs.

1580

1581

1582

1583

1585

1586

1587

1588

1589

1590

1591

1592

1593

1594

1596

1598

1599

1601

1602

1603

1604 1605

1606

1607

1609

G.6 TriRun performance benchmark across various Nvidia hardware.

Performance Acceleration of Ternary Linear Layers in Transformer Blocks. TriRun kernels in transformer blocks including ternary linear layers demonstrate significant performance improvements across various hardware configurations. As shown in Figure 12, we evaluated TriRun's performance against a standard FP16 PyTorch implementation (CUTLASS) across multiple NVIDIA GPU platforms, including the L40, A100 SXM/PCIe, A40, 3090, A30, L40s, and RTX 4090. The performance analysis covered models ranging from 3B to 405B parameters under varying batch sizes, with speedup quantified as the ratio of FP16 baseline execution time to TriRun execution time. The results indicate sustained performance for batch sizes up to 16-32 across all tested GPUs. Moreover, larger models, which incorporate a higher proportion of ternary weights relative to their total parameters, achieve more substantial speedups compared to smaller models. This performance trend suggests a positive correlation between model size and the efficiency gains offered by TriRun's implementation. Detailed per-layer results are provided in Tables Table 7 and Table 8.

End-to-End Generation Performance. Fig-1610 ure 13 presents the end-to-end token generation 1611 speedup. For a comprehensive view, Figure 13 1612 (with detailed results in Table 9, Table 10, Table 11, 1613 and Table 12) shows the total time for end-to-end to-1614 ken generation using TriRun on Nvidia L40s, L40, 1615 A40, and 4090 GPUs for models ranging from 7B 1616 to 70B parameters. This reflects the output token 1617 throughput, with TriRun achieving up to approxi-1618 mately 5× speedup. The slightly lower end-to-end 1619 speedup compared to the per-layer results can be 1620 attributed to additional inference overheads beyond 1621 the linear layers, which are specifically acceler-1622 ated by TriRun. In this case as well, larger models 1623 achieve higher speedups due to their increased pro-1624 portion of ternary weights. 1625

H Artifacts Released

To foster open research, we will be making the artifacts from this paper publicly available. The following resources are provided:

1626

1627

1628

1630

1631

1632

- **TriTera Suite.** We are releasing all models from the Tritera suite (as described in Section 2), along with all intermediate checkpoints, under the MIT license.
- **TriRun Kernels.** We plan to open-source 1634 the TriRun Library (as detailed in Section 4) 1635 under the Apache 2.0 license. 1636

Model Size	GPU Type				Batch	n Size			
(Parameters)		1	2	4	8	16	32	64	128
			A	40					
405B	A40	7.85	7.65	7.66	7.70	7.50	7.27	3.91	1.98
123B	A40	7.67	7.67	7.68	7.63	7.65	6.99	3.69	1.97
70B	A40	7.36	7.39	7.45	7.29	7.46	6.80	3.64	1.90
34B	A40	7.22	7.29	7.35	7.36	7.46	6.29	3.57	1.99
13B	A40	6.76	6.91	6.72	6.92	6.93	5.89	3.33	1.86
8B	A40	6.42	6.62	6.62	6.66	6.55	5.18	2.99	1.84
3B	A40	5.39	4.76	5.50	5.51	5.56	4.35	2.81	1.93
			30	90					
405B	3090	4.92	4.70	4.70	4.98	5.04	2.72	1.41	1.09
123B	3090	4.83	4.75	4.75	5.46	5.50	2.63	1.34	1.14
70B	3090	4.51	4.69	4.70	4.72	4.74	2.48	1.35	1.10
34B	3090	4.42	4.70	4.76	4.75	4.65	2.53	1.62	1.23
13B	3090	4.25	4.39	4.47	4.41	4.39	2.40	1.26	1.15
8B	3090	4.19	4.25	4.30	4.32	4.17	2.37	1.34	1.15
3B	3090	4.05	3.53	3.71	3.71	3.68	2.32	1.32	1.24
			A	30					
405B	A30	3.96	3.98	3.99	4.00	4.01	2.80	1.77	1.35
123B	A30	3.89	3.90	3.90	3.91	3.90	2.66	1.68	1.12
70B	A30	3.81	3.82	3.91	3.94	3.90	2.70	1.64	1.19
34B	A30	3.62	3.62	3.67	3.81	3.78	2.76	1.71	1.29
13B	A30	3.36	3.44	3.45	3.48	3.38	2.47	1.59	1.48
8B	A30	3.28	3.30	3.32	3.33	3.31	2.28	1.61	1.13
3B	A30	2.66	2.90	2.90	2.94	2.87	2.08	1.35	1.39
			L	4					
405B	L4	5.98	6.10	6.12	6.24	6.46	5.38	3.21	1.00
123B	L4	6.34	6.05	6.05	6.08	6.07	5.24	3.12	1.63
70B	L4	5.91	5.97	5.96	5.90	5.86	5.22	3.15	1.65
34B	L4	6.75	5.87	5.87	5.84	5.76	5.40	3.20	1.80
13B	L4	7.75	5.64	5.64	5.63	6.16	5.03	3.13	1.66
8B	L4	5.31	5.25	5.27	5.23	5.30	4.42	2.79	1.56
3B	L4	7.74	5.43	5.43	5.38	5.40	4.49	2.83	1.63

Table 7: Speedup over FP16 PyTorch (using CUTLASS) across different batch sizes for all ternary linear layers in a transformer block, accounting for the matrix structures in models ranging from 3B to 405B on A40, 3090, A30 and L4 GPUs.

Model Size	GPU Type				Batch	n Size			
(Parameters)		1	2	4	8	16	32	64	128
			L	40					
405B	L40	7.99	7.67	7.69	7.78	7.79	7.67	4.04	2.05
123B	L40	8.47	7.58	7.57	7.57	7.52	7.44	3.97	2.11
70B	L40	7.91	7.39	7.46	7.49	7.64	6.90	3.80	2.02
34B	L40	7.93	7.32	7.27	7.38	7.57	6.48	3.63	2.01
13B	L40	9.98	6.83	6.83	6.83	6.74	5.46	3.22	1.86
8B	L40	8.30	6.57	6.68	6.61	6.42	4.41	2.69	1.70
3B	L40	5.98	6.97	6.41	6.83	6.67	3.05	1.97	1.49
			A100 ((SXM)					
405B	A100	4.25	4.25	4.30	4.28	4.25	3.05	1.86	1.28
123B	A100	4.25	4.11	4.08	4.14	4.04	3.06	1.95	1.12
70B	A100	4.66	3.90	3.87	3.93	3.95	2.88	1.81	1.13
34B	A100	3.66	3.63	3.66	3.64	3.62	2.70	1.73	1.13
13B	A100	3.33	3.30	3.42	3.41	3.42	2.32	1.57	1.26
8B	A100	2.79	2.68	2.82	2.90	2.86	2.08	1.49	1.17
3B	A100	2.26	2.44	2.26	2.57	2.22	1.42	1.45	0.97
			A100	(PCIe)					
405B	A100	4.98	4.96	4.99	5.06	4.94	3.52	2.19	1.23
123B	A100	4.89	4.88	4.74	4.86	4.87	3.51	2.24	1.27
70B	A100	4.67	4.48	4.49	4.55	4.58	3.35	2.10	1.31
34B	A100	4.21	4.24	4.23	4.24	4.28	3.10	1.98	1.29
13B	A100	3.86	3.97	3.57	3.96	3.96	2.73	1.82	1.42
8B	A100	3.27	3.37	3.33	3.09	3.37	2.30	1.64	1.32
3B	A100	2.93	2.75	2.74	2.72	2.93	1.86	1.22	1.09
			40	90					
405B	4090	7.67	7.65	7.69	7.71	7.77	5.29	2.74	1.48
123B	4090	7.64	7.68	7.68	7.71	7.74	5.20	2.80	1.41
70B	4090	4.96	6.65	7.45	7.51	7.20	5.02	2.60	1.40
34B	4090	7.25	7.28	6.82	6.84	7.34	4.89	2.59	1.43
13B	4090	6.36	6.39	6.39	6.39	6.36	4.18	2.32	1.43
8B	4090	5.42	5.54	5.70	5.94	5.53	3.56	1.99	1.37
3B	4090	3.96	4.29	4.40	4.32	4.15	2.52	1.37	1.37

Table 8: Speedup over FP16 PyTorch (using CUTLASS) across different batch sizes for all ternary linear layers in a transformer block, accounting for the matrix structures in models ranging from 3B to 405B on L40, A100(SXM), A100 (PCIe) and 4090 GPUs.



Figure 12: We evaluate the performance of ternary layers in transformer blocks, showing near-optimal speedup over PyTorch FP16 on different NVIDIA GPUs using CUTLASS.





TTFT vs Model Size (64 Token Encoding + 1 Tokens Decoding)













Figure 13: Comparison of TriRun kernels with the FP16 PyTorch baseline on NVIDIA L40S, L40, A40, and 4090 (top to bottom). More details in Table 9, Table 10, Table 11 and Table 12 (a) Left: Time to first token, (b) Right: Time per output token.

Size	Kernel	#GPU	1	2	4	8	16	32	64		
Encoding											
7B	Pytorch	1	0.0210	0.0218	0.0219	0.0221	0.0225	0.0237	0.0244		
7B	Trirun	1	0.0135	0.0146	0.0146	0.0145	0.0146	0.0146	0.0146		
7B	Speedup	-	1.5556	1.4932	1.5000	1.5241	1.5411	1.6233	1.6712		
13B	Pytorch	1	0.0380	0.0401	0.0402	0.0405	0.0411	0.0431	0.0461		
13B	Trirun	1	0.0184	0.0195	0.0193	0.0194	0.0207	0.0195	0.0195		
13B	Speedup	-	2.0652	2.0564	2.0829	2.0876	1.9855	2.2103	2.3641		
34B	Pytorch	2	0.0986	0.1025	0.1027	0.1036	0.1051	0.1126	0.1213		
34B	Trirun	1	0.0277	0.0292	0.0288	0.0287	0.0288	0.0288	0.0339		
34B	Speedup	-	3.5596	3.5103	3.5660	3.6098	3.6493	3.9097	3.5782		
70B	Pytorch	4	0.1952	0.2062	0.2066	0.2076	0.2093	0.2300	0.2352		
70B	Trirun	1	0.0381	0.0399	0.0397	0.0396	0.0397	0.0403	0.0544		
70B	Speedup	-	5.1234	5.1679	5.2040	5.2424	5.2720	5.7072	4.3235		
123B	Trirun	1	0.0544	0.0556	0.0557	0.0559	0.0566	0.0617	0.0850		
		Dec	oding - (I	nput Len	gth: 1 To	oken)					
7B	Pytorch	1	0.0229	0.0449	0.0889	0.1768	0.3529	0.7047	1.4133		
7B	Trirun	1	0.0152	0.0299	0.0596	0.1193	0.2374	0.4748	0.9463		
7B	Speedup	-	1.5066	1.5017	1.4916	1.4820	1.4865	1.4842	1.4935		
13B	Pytorch	1	0.0399	0.0791	0.1573	0.3132	0.6250	1.2494	2.5005		
13B	Trirun	1	0.0196	0.0388	0.0777	0.1555	0.3114	0.6219	1.2411		
13B	Speedup	-	2.0357	2.0387	2.0245	2.0141	2.0071	2.0090	2.0147		
34B	Pytorch	2	0.1009	0.2009	0.4011	0.8014	1.6022	3.2050	6.4134		
34B	Trirun	1	0.0300	0.0603	0.1203	0.2408	0.4815	0.9632	1.9272		
34B	Speedup	-	3.3633	3.3317	3.3342	3.3281	3.3275	3.3275	3.3278		
70B	Pytorch	4	0.1975	0.3941	0.7877	1.5746	3.1491	6.2989	12.6034		
70B	Trirun	1	0.0400	0.0808	0.1615	0.3244	0.6501	1.3005	2.6025		
70B	Speedup	-	4.9375	4.8775	4.8774	4.8539	4.8440	4.8434	4.8428		
123B	Trirun	1	0.0566	0.1126	0.2246	0.4488	0.8976	1.7936	3.5924		

Table 9: End-to-end inference time (in seconds) on NVIDIA L40s GPUs, comparing Trirun kernels to PyTorch FP16 for varying sequence lengths, showing the speedup of Trirun relative to PyTorch FP16.

Size	Kernel	#GPU	1	2	4	8	16	32	64		
Encoding											
7B	Pytorch	1	0.0166	0.0174	0.0175	0.0175	0.0179	0.0185	0.0198		
7B	Trirun	1	0.0085	0.0092	0.0093	0.0093	0.0093	0.0092	0.0117		
7B	Speedup	-	1.9484	1.8871	1.8869	1.8890	1.9288	2.0141	1.6963		
13B	Pytorch	1	0.0316	0.0325	0.0326	0.0330	0.0336	0.0364	0.0380		
13B	Trirun	1	0.0106	0.0115	0.0113	0.0112	0.0112	0.0113	0.0177		
13B	Speedup	-	2.9774	2.8384	2.8953	2.9307	2.9911	3.2055	2.1415		
34B	Pytorch	2	0.0794	0.0809	0.0815	0.0823	0.0840	0.0899	0.0934		
34B	Trirun	1	0.0171	0.0180	0.0178	0.0178	0.0187	0.0258	0.0408		
34B	Speedup	-	4.6470	4.5056	4.5781	4.6294	4.4869	3.4866	2.2901		
70B	Pytorch	4	0.1547	0.1598	0.1605	0.1615	0.1633	0.1667	0.1825		
70B	Trirun	1	0.0285	0.0293	0.0294	0.0295	0.0300	0.0418	0.0712		
70B	Speedup	-	5.4276	5.4595	5.4535	5.4685	5.4451	3.9857	2.5645		
		Dec	coding - (Input Lei	ngth: 1 To	oken)					
7B	Pytorch	1	0.0175	0.0346	0.0688	0.1371	0.2744	0.5477	1.0979		
7B	Trirun	1	0.0097	0.0193	0.0390	0.0773	0.1546	0.3095	0.6196		
7B	Speedup	-	1.7969	1.7952	1.7629	1.7734	1.7749	1.7694	1.7720		
13B	Pytorch	1	0.0325	0.0645	0.1286	0.2566	0.5122	1.0240	2.0510		
13B	Trirun	1	0.0116	0.0232	0.0462	0.0925	0.1850	0.3702	0.7381		
13B	Speedup	-	2.8040	2.7841	2.7841	2.7751	2.7683	2.7658	2.7787		
34B	Pytorch	2	0.0805	0.1607	0.3211	0.6422	1.2843	2.5693	5.1450		
34B	Trirun	1	0.0185	0.0373	0.0748	0.1499	0.3039	0.6014	1.2210		
34B	Speedup	-	4.3532	4.3132	4.2912	4.2828	4.2254	4.2721	4.2136		
70B	Pytorch	4	0.1559	0.3115	0.6230	1.2461	2.4920	4.9844	9.9766		
70B	Trirun	1	0.0297	0.0590	0.1180	0.2356	0.4725	0.9471	1.8942		
70B	Speedup	-	5.2519	5.2760	5.2804	5.2893	5.2741	5.2626	5.2670		

Table 10: End-to-end inference time (in seconds) on NVIDIA 4090 GPUs, comparing Trirun kernels to PyTorch FP16 for varying sequence lengths, showing the speedup of Trirun relative to PyTorch FP16.

Size	Kernel	#GPU	1	2	4	8	16	32	64
				Encodin	g				
7B	Pytorch	1	0.0210	0.0219	0.0220	0.0221	0.0225	0.0244	0.0258
7B	Trirun	1	0.0129	0.0139	0.0139	0.0142	0.0139	0.0138	0.0138
7B	Speedup	-	1.6239	1.5749	1.5810	1.5552	1.6193	1.7617	1.8681
13B	Pytorch	1	0.0381	0.0402	0.0403	0.0407	0.0413	0.0458	0.0481
13B	Trirun	1	0.0157	0.0170	0.0173	0.0174	0.0174	0.0170	0.0184
13B	Speedup	-	2.4219	2.3633	2.3306	2.3368	2.3765	2.6850	2.6097
34B	Pytorch	2	0.0990	0.1028	0.1031	0.1038	0.1054	0.1180	0.1226
34B	Trirun	1	0.0268	0.0281	0.0280	0.0278	0.0281	0.0279	0.0427
34B	Speedup	-	3.6857	3.6630	3.6814	3.7370	3.7462	4.2331	2.8736
70B	Pytorch	4	0.1958	0.2068	0.2071	0.2080	0.2097	0.2167	0.2358
70B	Trirun	1	0.0358	0.0371	0.0367	0.0368	0.0372	0.0439	0.0723
70B	Speedup	-	5.4757	5.5771	5.6356	5.6579	5.6366	4.9367	3.2611
		Dec	coding - (Input Lei	ngth: 1 To	oken)			
7B	Pytorch	1	0.0227	0.0448	0.0889	0.1769	0.3531	0.7043	1.4104
7B	Trirun	1	0.0144	0.0285	0.0571	0.1144	0.2284	0.4579	0.9093
7B	Speedup	-	1.5759	1.5705	1.5579	1.5464	1.5461	1.5382	1.5511
13B	Pytorch	1	0.0399	0.0792	0.1578	0.3145	0.6273	1.2536	2.5101
13B	Trirun	1	0.0175	0.0356	0.0711	0.1407	0.2779	0.5560	1.1106
13B	Speedup	-	2.2862	2.2228	2.2203	2.2343	2.2569	2.2546	2.2600
34B	Pytorch	2	0.1013	0.2020	0.4031	0.8054	1.6102	3.2202	6.4492
34B	Trirun	1	0.0291	0.0588	0.1173	0.2355	0.4711	0.9484	1.8970
34B	Speedup	-	3.4876	3.4350	3.4359	3.4195	3.4183	3.3955	3.3997
70B	Pytorch	4	0.1987	0.3966	0.7924	1.5842	3.1681	6.3388	12.6871
70B	Trirun	1	0.0374	0.0754	0.1514	0.3002	0.6015	1.1935	2.3860
70B	Speedup	-	5.3117	5.2600	5.2330	5.2774	5.2666	5.3110	5.3172

Table 11: End-to-end inference time (in seconds) on NVIDIA L40 GPUs, comparing Trirun kernels to PyTorch FP16 for varying sequence lengths, showing the speedup of Trirun relative to PyTorch FP16.

Size	Kernel	#GPU	1	2	4	8	16	32	64
				Encodin	g				
7B	Pytorch	1	0.0280	0.0281	0.0283	0.0286	0.0300	0.0322	0.0325
7B	Trirun	1	0.0177	0.0188	0.0189	0.0190	0.0192	0.0189	0.0190
7B	Speedup	-	1.5840	1.4939	1.4952	1.5058	1.5642	1.7012	1.7150
13B	Pytorch	1	0.0509	0.0522	0.0524	0.0528	0.0535	0.0556	0.0573
13B	Trirun	1	0.0280	0.0301	0.0302	0.0302	0.0302	0.0301	0.0291
13B	Speedup	-	1.8139	1.7323	1.7377	1.7470	1.7745	1.8431	1.9732
34B	Pytorch	2	0.1277	0.1331	0.1339	0.1335	0.1357	0.1433	0.1472
34B	Trirun	1	0.0438	0.0452	0.0462	0.0462	0.0460	0.0453	0.0514
34B	Speedup	-	2.9170	2.9425	2.8964	2.8877	2.9513	3.1624	2.8633
70B	Pytorch	4	0.2580	0.2673	0.2685	0.2702	0.2752	0.2845	0.3494
70B	Trirun	1	0.0765	0.0792	0.0784	0.0786	0.0790	0.0789	0.0898
70B	Speedup	-	3.3734	3.3747	3.4234	3.4393	3.4826	3.6055	3.8922
		Dec	coding - (Input Lei	ngth: 1 To	oken)			
7B	Pytorch	1	0.0299	0.0590	0.1171	0.2334	0.4662	0.9318	1.8670
7B	Trirun	1	0.0195	0.0391	0.0773	0.1587	0.3101	0.6184	1.2324
7B	Speedup	-	1.5341	1.5073	1.5145	1.4709	1.5033	1.5067	1.5150
13B	Pytorch	1	0.0527	0.1046	0.2085	0.4159	0.8314	1.6628	3.3312
13B	Trirun	1	0.0253	0.0506	0.1013	0.2029	0.4051	0.8122	1.6293
13B	Speedup	-	2.0871	2.0666	2.0581	2.0503	2.0526	2.0474	2.0446
34B	Pytorch	2	0.1302	0.2594	0.5178	1.0353	2.0716	4.1386	8.2878
34B	Trirun	1	0.0400	0.0818	0.1631	0.3278	0.6513	1.3201	2.6081
34B	Speedup	-	3.2521	3.1735	3.1737	3.1582	3.1804	3.1351	3.1777
70B	Pytorch	4	0.2608	0.5204	1.0404	2.0823	4.1608	8.3258	16.6702
70B	Trirun	1	0.0790	0.1219	0.2229	0.4486	0.9942	1.8002	3.4719
70B	Speedup	-	3.2997	4.2700	4.6675	4.6413	4.1851	4.6250	4.8015

Table 12: End-to-end inference time (in seconds) on NVIDIA A40 GPUs, comparing Trirun kernels to PyTorch FP16 for varying sequence lengths, showing the speedup of Trirun relative to PyTorch FP16.