

AUTOFLOORPLAN: EVOLVING HEURISTICS FOR CHIP FLOORPLANNING WITH LARGE LANGUAGE MODELS AND TEXTUAL GRADIENT-GUIDED REPAIR

Anonymous authors

Paper under double-blind review

ABSTRACT

Chip floorplanning is the cornerstone of modern Very Large Scale Integration (VLSI) design, but it remains an impenetrable NP-hard combinatorial optimization problem. Designing effective heuristic algorithms to explore its large solution space under complex constraints is a challenging task that traditionally relies on rich human expertise. In this study, we propose AutoFloorplan, a novel evolutionary learning framework that automatically discovers complex heuristics floorplanning algorithm. We utilize Large Language Models (LLMs) as intelligent population generators capable of creating diverse heuristics floorplanning algorithm expressed as code. However, a fundamental challenge is that many LLM-generated heuristics are invalid and do not conform to the strict geometric and topological constraints of floorplanning. To address this problem, we design a novel repair operator based on textual gradients. This operator analyzes the causes of inefficiencies in the generated heuristics and provides corrective feedback to steer the algorithmic structure towards effective and high-performance alternatives. Our framework significantly improves the speed of discovering legitimate and effective heuristics and iterating on algorithm performance. Extensive experiments on eight different public circuits show that AutoFloorplan outperforms current State-of-the-Art floorplanning algorithms. The code of AutoFloorplan can be found at <https://anonymous.4open.science/r/AutoFloorplan-main>.

1 INTRODUCTION

Chip floorplanning is a fundamental and critical phase in the physical design of modern VLSI circuits, where functional blocks are arranged on a chip to minimize area and wire length while meeting complex geometrical and topological constraints Kahng et al. (2011); Weste & Harris (2015); Chen & Chang (2006). As an NP-hard combinatorial optimization problem with an enormous and intricate solution space Hartmanis (1982), it sets a prototype for downstream tasks and determines an upper bound on the final PPA (power, performance, area). Over the decades, methods such as sequence pair representations Murata et al. (1996); Liu et al. (2008); Wang et al. (2007), explored via metaheuristic search algorithms like simulated annealing and evolutionary algorithms, have been widely used; however, their effectiveness depends heavily on hand-crafted heuristic components that require substantial domain expertise and complex engineering.

To reduce the burden of manual heuristics algorithm, researchers have increasingly focused on automatic heuristics design (AHD). EAs have emerged as powerful paradigms for automated problem solving, capable of evolving solutions to complex problems without explicit programming Eiben & Smith (2015). More recently, the emergence of Large Language Models (LLMs) has revolutionized the field of artificial intelligence, demonstrating an unprecedented ability to understand and generate human-like text, especially with respect to source code Mo et al. (2025); Chen et al. (2021); Liu et al. (2024). The potential to leverage LLMs to generate optimization heuristics directly in the form of executable code provides an exciting new frontier that promises to create more complex and semantically rich policies than traditional methods Romera-Paredes et al. (2024); Liu et al. (2024).

Despite the great potential of large language models, directly applying their generated heuristic rules to chip floorplanning still faces fundamental challenges: the domain is governed by strict and non-

054
055
056
057
058
059
060
061
062
063
064
065
066
067
068
069
070
071
072
073
074
075
076
077
078
079
080
081
082
083
084
085
086
087
088
089
090
091
092
093
094
095
096
097
098
099
100
101
102
103
104
105
106
107




Figure 1: Schematic illustration of the principle of synergy between evolutionary search and textual gradient.

negotiable constraints, causing many LLMs-generated heuristic algorithms to violate these rules and fail to produce valid floorplans that satisfy the required geometric and topological conditions. In existing generate-and-filter evolutionary Romera-Paredes et al. (2024); Liu et al. (2024); Yao et al. (2025) frameworks, such invalid algorithmic individuals are typically discarded outright, which not only wastes multiple iterations (computational resources) but also leads to an insufficient number of valid individuals, resulting in slow convergence or even failure of the evolutionary process.

In order to bridge this gap, this paper proposes a novel evolutionary learning framework, AutoFloorplan. Specifically, as shown in the schematic diagram in Figure 1, AutoFloorplan does not simply follow the discard-restart evolutionary model, but propose a more efficient and intelligent corrective learning mechanism. We think that every time “drop and start again”, will be able to learn from our mistakes since that every invalid generation contains a valuable learning signal. When an LLMs-generated floorplanning algorithm is invalid due to a constraint violation, AutoFloorplan does not eliminate it outright. Instead, the system deeply analyzes the root cause of the failure and translates it into structured and instructive corrective feedback. This feedback, like the gradient in text space, is sent back to the LLM, guiding the model precisely how to modify the structure and logic of the algorithm in order to bypass the current trap. The more reasonable way we treat to the invalid outputs comparing with simple discarding them greatly improves the efficiency and success rate of the algorithmic discovery, allowing the model to converge faster to the region of the solution space that is both legitimate and high-performance. Our contribution is reflected in three aspects:

- A new algorithm design paradigm is introduced that integrates evolutionary learning with a textual gradient-guided repair mechanism, which identifies why heuristics fail and provides targeted natural-language corrections—significantly improving constraint handling in LLMs-driven floorplanning.
- Unique use of LLMs as an intelligent floorplanning algorithm generator. This allows us to create diverse algorithm of floorplanning heuristics and present them directly in code, thus breaking through the limitations of hand-written or simple evolutionary heuristics.
- Extensive experiments are conducted on eight widely used public MCNC and GSRC benchmark circuits. The experimental results show that AutoFloorplan’s evolved heuristics consistently provide superior floorplanning solutions, outperforming current state-of-the-art (SOTA) floorplanning algorithms in terms of both area and wire length minimization.

2 RELATED WORK

2.1 CHIP FLOORPLANNING

Recent studies have explored machine learning-based approaches to improve floorplanning effectiveness, including frameworks that integrate graph convolutional networks and reinforcement learning Xu et al. (2021); Liu et al. (2022); Basso et al. (2024), as well as RL-based methods for block floorplanning and local perturbation optimization Mirhoseini et al. (2021); He et al. (2020); Vashisht




Figure 2: Textual gradient workflow diagram.

et al. (2020); Lai et al. (2023). Despite this progress, classical meta-heuristics such as SA Mostafa et al. (2024), GA Chang & Ting (2022), and ant colony optimization Tang & Yao (2007) remain widely used due to their controllability under strong constraints, stability in complex nonconvex search spaces, lack of dependence on training data, and natural support for multi-objective optimization. However, their heuristic design still requires substantial human expertise, motivating the development of AutoFloorplan to automatically discover effective heuristics floorplanning algorithm.

2.2 AUTOMATED ALGORITHM DESIGN

Automated algorithm design has gained significant attention, with studies showing that metaheuristic generation can reduce manual effort Zhao et al. (2023). Approaches such as evolutionary algorithms, genetic programming, and program synthesis enable automatic derivation of optimization strategies Stützle & López-Ibáñez (2018); Bömer et al. (2025). Recent advances in LLMs-driven algorithm discovery—such as FunSearch Romera-Paredes et al. (2024), EoH Liu et al. (2024), PoH Mu et al. (2025), CEoH Bömer et al. (2025), and Yao et al. (2025) — demonstrate that LLMs can generate and iteratively refine heuristics that rival or surpass human-designed methods. However, when applied directly to tightly constrained domains like chip floorplanning, LLMs often generate invalid solutions, wasting computation and missing opportunities for guided improvement. AutoFloorplan addresses this gap by introducing a textual gradient mechanism that analyzes failure cases and transforms them into structured, corrective feedback, enabling more effective learning and constraint handling.

3 PRELIMINARIES

Compound AI systems orchestrate multiple black-box components (LLMs, tools, simulators) connected through natural-language interfaces, making end-to-end differentiation impossible with standard backpropagation. As show in Figure 2, TextGrad Yuksekogonul et al. (2025) treats any such system as a computation graph in which nodes are optimizable text variables (prompts, code, molecules, plans, agent trajectories, etc.) and edges are arbitrary forward functions (LLMs calls, APIs, evaluators). A loss node P_{loss} produces scalar or textual feedback.

A textual gradient with respect to variable x is a natural-language critique:

$$\frac{\partial L}{\partial x} = \nabla_{text}(x, y, \frac{\partial L}{\partial y}) = LLM(\text{'Given the forward pass } x \rightarrow y \text{ and criticisms on } y : \dots \text{'}) \quad (1)$$

... Suggest concrete revisions to x that reduce the loss.'

Textual gradients are computed recursively from the loss backward through the graph (chain-rule analogue) and applied via a textual descent step:

$$x^{(t+1)} = LLM(\text{'Revise } x \text{ to incorporate these criticisms : } \dots \text{'}) + \frac{\partial L}{\partial x} \quad (2)$$

We directly adopt TextGrad’s textual backpropagation and descent procedure, constructing task-specific computation graphs for floorplanning as described in AutoFloorplan. In AutoFloorplan, monotonic improvement is encouraged through the elite-preservation mechanism within the population evolution process: only strategies that outperform previous ones are retained, ensuring incremental progress even though LLMs-based feedback itself is not guaranteed to be strictly monotonic.




Figure 3: The overview of AutoFloorplan. It can be seen that AutoFloorplan consists of two main parts, one is the evolutionary learning process, which consists of three originals, namely, Prompt operator sampling, LLM, and code evaluators; the other part is the textual gradient-guided repair process.

4 AUTOFLOORPLAN

To address the challenges that population-based, LLM-driven algorithm-heuristic design (AHD) methods face when exploring the complex heuristic algorithm space and satisfying valid floorplan constraints in chip floorplanning, we propose AutoFloorplan. As illustrated in Figure 3, AutoFloorplan adopts a two-loop intelligent framework. The outer loop performs evolutionary learning, enabling broad, creative exploration of the algorithmic design space through LLM generation and diverse evolutionary prompt operators. The inner loop provides a textual-gradient-guided repair mechanism, which conducts fine-grained logical correction and optimization by intelligently analyzing and repairing failed algorithmic individuals.

4.1 PART I: EVOLUTIONARY LEARNING PROCESSES

The goal of this process is to mimic biological evolution by creating superior performing heuristic floorplanning algorithms from scratch through iterative generation, evaluation, and selection. The following are the technical details for Part I:

4.1.1 LLM-BASED EVOLUTIONARY SEARCH ACTIONS FOR FLOORPLANNING

Evolution strategy (ES) is a classical black-box optimization technique Pošík et al. (2012) that can provide an optimization framework for LLMs in Black-Box environments, thus empowering LLMs with flexible global search capabilities. As shown in Part I of Figure 3, AutoFloorplan combines the advantages of ES and LLMs to design six types of evolutionary prompts (i1, m1, m2, e1, e2, d1) used to design floorplanning heuristics. These operators are briefly described below, Specific prompts are detailed in Appendix A.2.

- *Action i1*. Generate a basic, fully functional floorplanning heuristic algorithm from scratch.

- *Action m1*. Introducing new code modules or modifying the core mechanism to enhance its exploration capabilities based on the existing floorplan heuristic algorithm.
- *Action m2*. Without changing the core structure of the existing floorplan heuristic algorithm, performance improvements can only be explored by modifying the parameters.
- *Action e1 / e2*. Analyze the differences / common ideas between two or more floorplan heuristic algorithms and create a new and better floorplan heuristic algorithm based on the execution results of the algorithms.
- *Action d1*. Inspired by algorithms such as DPO Rafailov et al. (2023), two elite individuals are selected for comparative learning in order to directly set LLM preferences. First, two individuals are randomly selected within the elite individuals, respectively. Then, the LLM is asked to compare the floorplan results obtained from the execution of the algorithm and evaluate why the high-scoring individual is superior. Finally, a superior floorplanning algorithm is asked to be designed, accompanied by a short description of the algorithmic idea.

4.1.2 LLMs

In AutoFloorplan, a wide variety of LLMs, such as ChatGPT Ouyang et al. (2022), can be flexibly integrated. These LLMs can be open source models, proprietary commercial products or fine-tuned variants for specific tasks or domains. This pervasiveness allows AutoFloorplan to leverage the power of LLMs in generating, reasoning about and optimizing algorithm.

4.1.3 CODE EVALUATORS

At AutoFloorplan, code evaluators are used to evaluate the resulting floorplanning algorithms, and the evaluators score (i.e., calculate the “fitness” of) each algorithm based on key performance indicators such as wire length and chip area:

$$Score(x) = \frac{A_x^{HPWL_{current}}}{A_x^{HPWL_{best}}} + \frac{A_x^{Area_{current}}}{A_x^{Area_{best}}} \quad (3)$$

where A_x^{HPWL} , $A_x^{HPWL_{best}}$, A_x^{Area} , $A_x^{Area_{best}}$ are the results of the current algorithm and the optimal algorithm execution so far, respectively.

In addition to this, the legitimacy of the floorplan is evaluated, such as ‘evaluate if blocks are out of the chip outline’, ‘if there is any overlap in blocks’ and ‘if all the blocks are completely placed’ (Case study in **Appendix A.7**). Furthermore, [Appendix A.1 summarizes the errors that occur in the heuristic floorplanning algorithm generated by the LLMs](#). Algorithms that violate the constraints and the corresponding Error will be sent to the textual gradient-guided repair loop to complete the repair.

The entire execution of AutoFloorplan is highly parallelized, from the parallel response of LLM to the parallel evaluation of the floorplanning heuristic algorithm in different threads. In addition, for efficiency, we set a timeout duration (timeout duration = 1800s). If the generated heuristic algorithm fails to complete floorplanning within this timeout duration, the process is terminated and the algorithm is discarded without entering the elite population and repair procedure.

4.1.4 EVOLUTIONARY PROCESS

To ensure stable and continuous improvement during the evolutionary search, AutoFloorplan adopts an elite population strategy. After each generation of heuristic floorplanning algorithms is produced and evaluated, all valid individuals are ranked according to their fitness score calculated using formula 3. The top-performing individuals—referred to as the elite population—are directly preserved into the next generation without modification.

This strategy serves two purposes. First, it guarantees that the best solutions found so far are never lost due to stochastic variations introduced by LLMs-based generation, prompt operators, or textual-gradient repairs. Second, elite individuals act as high-quality anchors that guide the evolutionary process toward more effective regions of the heuristic algorithm design space.

Although theoretical properties of textual gradients (e.g., directionality or convergence guarantees) remain unclear, we find that combining textual-gradient-guided repairs with elite preservation yields

consistent empirical gains. By retaining strong individuals and repairing lower-performing ones, AutoFloorplan maintains diversity while ensuring that the population steadily progresses toward better algorithmic performance.

4.2 PART II: TEXTUAL GRADIENT-GUIDED REPAIR MECHANISM

In this section, the intelligent analysis and repair of failure cases using the textual gradient repair mechanism will be used for microscopic and precise logic repair and optimization. We adopt the vanilla prompts for P_{grad} from TextGrad Yuksekgonul et al. (2025). To achieve AutoFloorplan, we design a customized textual loss function P_{loss} and floorplanning algorithm update function P_{update} . As shown in Part II of Figure 3, this is the core innovation of the AutoFloorplan framework, which is the key to differentiate it from all the traditional discard-restart models. It perfectly responds to the aforementioned challenge of invalid individuals being wasted, and we think that every invalid individual generation contains a valuable learning signal. When code evaluators discovers that an LLM-generated algorithm has produced an invalid floorplans, the system deeply analyzes the root cause of the algorithm’s failure and translates it into structured, instructive corrective feedback. This feedback is cleverly compared to the gradient in text space.

4.2.1 DEFINE VARIABLE.

The `<code>` of the error and the specific cause of the `<Error>` (e.g., Module A overlaps with Module B) are packaged and defined as a variable x to be optimized. We define the process that produces a response after a prompts action as $\nu \leftarrow M(x)$ and optimize the variable x by the following steps.

4.2.2 CALCULATE LOSS.

Use prompt P_{loss} to instruct the LLM to understand the error, analyze the code and the error message, and locate which part of the algorithm’s logic (e.g., perturbation function, positional computation, etc.) is causing the illegal floorplan. This understanding process is the evaluation of the loss. It also provides regression optimization by comparing the results with the current optimal floorplanning.

$$L(x, A_x^{best}) = M(P_{loss}(A_x^{HPWL_{best}}, y_x^{Area_{best}}, Error)) \quad (4)$$

4.2.3 COMPUTE GRADIENT.

After that, prompt P_{grad} is used to transform the role of LLM into a feedback engine. Based on its understanding of the error, it generates a piece of targeted corrective feedback in natural language, and updates the textual gradient of each variable in reverse.

$$\frac{\partial L}{\partial x} = M(P_{grad}(L(x, A_x^{best}))) \quad (5)$$

4.2.4 OPTIMIZE VARIABLE.

Finally, use prompt P_{update} to instruct LLM to act as an optimizer. It takes the original code and the textual gradients (fix suggestions) and rewrites and fixes the code according to this precise guidance, generating a new, corrected version.

$$x_{new} = M(P_{update}(\frac{\partial L}{\partial x})) \quad (6)$$

The optimization process will loop num_iter times, during which if the algorithm is repaired, the repair process will end and the algorithm will be included in the elite population, and if the algorithm is still not repaired after reaching the maximum number of loops, the algorithm will be discarded. In summary, the introduction of the textual gradient-guided repair mechanism elevates LLM from a mere generator to a learner capable of self-reflection and repair. Specific prompts are detailed in **Appendix A.3**.

Table 1: Comparison with SOTAs on MCNC and GSRC Benchmarks. Minimize area and HPWL at the same time. The **bold** and underlined numbers indicate the best and second-best performances, respectively. – indicates that optimization is not performed or cannot be measured. (Area Unit: $10^6 \mu m^2$, Wire Unit: $10^5 \mu m$)

Circuit	#Macro	#Net	SA		ICCD'20		KDD'22		DATE'2024		TODAES'2024		ICCD'2024		Our	
			Area	Wire	Area	Wire	Area	Wire	Area	Wire	Area	Wire	Area	Wire	Area	Wire
aim33	39	123	1.275	0.590	1.240	0.690	-	0.820	1.253	0.460	1.235	0.640	1.209	0.842	1.218	0.521
aim49	49	408	39.053	14.220	38.650	17.240	-	13.750	38.127	<u>9.740</u>	<u>38.028</u>	13.250	37.237	13.133	40.340	6.984
n10	10	118	0.238	0.180	0.239	<u>0.170</u>	-	0.410	-	-	0.234	0.140	0.313	0.408	<u>0.237</u>	0.182
n30	30	349	0.228	0.480	0.223	0.490	-	1.120	-	-	0.218	0.460	0.308	1.035	<u>0.220</u>	0.448
n50	50	485	0.221	0.990	<u>0.215</u>	1.020	-	1.630	-	-	0.211	<u>0.950</u>	0.221	1.505	0.226	0.740
n100	100	576	0.205	1.540	0.195	1.550	-	3.370	0.192	<u>1.250</u>	0.190	1.370	0.186	2.951	0.209	1.148
n200	200	1274	0.207	3.340	0.215	3.480	-	3.520	0.200	3.100	0.197	<u>3.260</u>	0.193	3.229	0.193	3.332
n300	300	1632	0.329	5.440	0.340	5.250	-	4.770	0.309	4.770	<u>0.301</u>	4.860	0.315	<u>4.281</u>	0.292	3.074

5 EXPERIMENTS

5.1 EXPERIMENTAL SETTINGS

5.1.1 DATASETS.

We make extensive use of the two public datasets in floorplanning, respectively. GSRC¹ contains six circuits where the number of blocks varies from 10 to 300, while MCNC² contains two circuits named ami33 and ami49. A brief summary of these circuits is shown in **Appendix A.4**. Note that the largest circuit in the MCNC, n300, is significantly larger than most industrial circuits, as described in Mallappa et al. (2024); He et al. (2020).

5.1.2 BASELINES.

We evaluate the performance of AutoFloorplan by comparing with three classic baselines including SA-based methods, ICCD'20 He et al. (2020) as well as KDD'22 Amini et al. (2022), and three SOTA methods, DATE'2024 Yang et al. (2024a), TODAES'2024 Yang et al. (2024b) and ICCD'2024 Guan et al. (2024). Details about [baselines](#) can be found in **Appendix A.5**.

5.1.3 REPRODUCIBILITY.

For AutoFloorplan, the number of evolutionary learning iterative search generations is set to 20, the textual gradient-guided repair process is set to 2, and four elite individuals are randomly selected for Action e1 and e2. All experiments are completed using GPT-4o by default unless otherwise stated. All search experiments are conducted on a machine equipped with four NVIDIA GeForce RTX 3090 GPUs, two Intel(R) Xeon(R) Silver 4210 CPUs (2.20 GHz), and 252GB of RAM.

5.2 COMPARISON WITH BASELINES

To comprehensively evaluate the performance of the AutoFloorplan framework, we conduct extensive experiments on eight widely used public benchmark circuits. Our proposed approach is compared in depth with a variety of state-of-the-art SOTA floorplanning algorithms in terms of key metrics such as area optimization, wire length minimization, and computation time.

Table 1 shows in detail the results of AutoFloorplan compared to various SOTA algorithms for the simultaneous optimization of both area and wire length objectives. Across the eight benchmark circuits, AutoFloorplan achieves the best currently known results (marked in **bold**) on area for two circuits (n200, n300) and on wire length for five circuits (aim49, n30, n50, n100, n300). Notably, on the most challenging large-scale circuits (n200 and n300), AutoFloorplan outperforms all previous SOTA methods across the board. For example, on the n300 circuit, AutoFloorplan achieves a significant 10.3% improvement in area (4.281) over the next best TODAES'2024 (4.770), and a dramatic 28.4% reduction in wire length (3.074) over the next best ICCD'2024 (4.292). In some used cases, AutoFloorplan demonstrated its ability to find high-quality pareto-optimal solutions, even when it

¹<http://vlsicad.eecs.umich.edu/BK/GSRCbench/>

²<http://vlsicad.eecs.umich.edu/BK/MCNCbench/>

Table 2: Wirelength Minimization on MCNC and GSRC Benchmarks(Wire Unit: $10^5 \mu m$)

Circuit	#Blocks	#Net	SA	ICCD'20	TODAES'24	Our
ami33	33	123	0.39	0.40	0.36	0.39
ami49	49	408	7.12	7.33	7.03	7.78
n100	100	576	1.22	1.25	1.09	1.04
n200	200	1274	2.96	2.99	2.91	2.17
n300	300	1632	4.63	4.54	4.47	3.84

Table 3: The Comparison of Runtime. (Unit: s)

Circuit	SA	ICCD'20	DATE'24	TODAES'24	ICCD'24	Our
ami33	82	43	88	102	41	976
ami49	165	67	202	242	49	896
n10	32	18	-	30	22	4
n30	67	52	-	74	40	600
n50	132	89	-	301	59	58
n100	396	389	1425	1513	109	51
n200	1102	785	3603	3875	292	2790
n300	2032	3767	8031	8322	542	2654
Average	501	651	-	1807	144	1003

failed to achieve first place in both metrics. For example, on the ami33 circuit, AutoFloorplan’s wire length (0.521) is the best among all methods, and its area (1.218) is also at a sub-optimal level. This demonstrates that the heuristics generated by LLM are highly flexible and are able to explore high-quality solutions with different optimization focuses that are hard to reach by traditional algorithms. Overall, AutoFloorplan obtained 7 optimal and 4 sub-optimal metrics out of 8 circuits, totaling 11 winning records, which is far more than any other single algorithm. This is a strong testament to the robustness of the AutoFloorplan framework and the general effectiveness of the heuristics it evolves. Specific floorplanning heuristic algorithm details can be found in the [Appendix A.6. Visualizations of the floorplans generated by the corresponding heuristic floorplanning algorithm are shown in Appendix A.8.](#)

In addition, we provide case studies in [Appendix A.7](#) designed to demonstrate the practical application and effectiveness of the [AutoFloorplan](#) optimization process, including the raw algorithms and code, violated constraint error, textual loss, textual gradients, textual updates, and textual gradient-guided repair algorithms and code.

To further validate the performance of AutoFloorplan under a specific optimization objective, we place it in a scenario where only wire length minimization is the objective and compare it with the SOTA method. The results are shown in [Table 2](#). The performance of AutoFloorplan in this special evaluation is equally impressive, especially when dealing with large-scale problems. AutoFloorplan achieves the best wire length results (2.17 and 3.84, respectively) on both the largest and most complex n200 and n300 circuits, outperforming all the compared methods. This indicates that the heuristic algorithm evolved by AutoFloorplan has better scalability and its sophisticated decision logic can more effectively handle the challenges posed by the dramatic increase in the number of modules and network connections. Although on some small and medium-sized circuits (e.g., ami49), AutoFloorplan’s result (7.78) is slightly inferior to TODAES’24 (7.03), the difference is very small. This suggests that AutoFloorplan is not a specialized algorithm for a particular size of problem, but rather a general framework that is competitive across the board.

[Table 3](#) compares the running times of different algorithms. Efficient solution speed is crucial for the usefulness of automated design tools. In terms of average runtime, AutoFloorplan (1003) is not the fastest algorithm, but its efficiency is within acceptable limits and significantly faster than the SOTA algorithm TODAES’24 (1807). It is important to emphasize that the running time of AutoFloorplan is mainly consumed in the evolutionary discovery phase of the heuristic algorithm. This is a one-time, offline training cost. Once a high-performance heuristic has been evolved, it can be quickly applied to solve similar or new floorplanning problems. Combined with the results in [table 1](#), AutoFloorplan achieves an excellent mass-to-time performance ratio. For example, while ICCD’24 is faster on the n300 (542 vs. 2654), AutoFloorplan achieves a performance improvement of up to 10.3% in area and 28.4% in wire length. In a chip design that seeks the ultimate PPA, this trade-off of a reasonable time cost for a huge performance gain is very valuable.




Figure 4: The ablation experiments with the textual gradient repair module (w. then the module is retained, w.o. then the module is removed).

5.3 ABLATION STUDY

In this section, we make an ablation study on the ablation experiment on the textual gradient repair module, as shown in Figure 4, w. Textual Gradient Guidance denotes the experiment of retaining the module, and w.o. Textual Gradient Guidance denotes the removal of the textual gradient repair module, i.e., retaining the evolutionary search process, which at this point can be approximated as EoH Liu et al. (2024), on the circuit ami33, limiting the number of responses of LLM to 200, it can be seen that under w. Textual Gradient Guidance condition, there are more legitimate individuals, and the effective response rate of LLM is 22%, compared with that of w.o. Textual Gradient Guidance condition, which is only 2.5%, then it will greatly slow down the iterative optimization process of the algorithm.

Table 4: AutoFloorplan P_{loss} ablation experiment (w. then the module is retained, w.o. then the module is removed).

Model	Variant	HPWL	Area	Score	EEP
Gpt 4o-mini	w. P_{loss}	0.485	1.317	2.151	22.00%
	w.o. P_{loss}	0.691	1.324	2.610	3%

Regarding Prompts within the textual gradient optimization framework, as shown in Appendix A.3, except for P_{loss} , P_{grad} and P_{update} are indispensable of the textual gradient optimization framework. To evaluate the sensitivity of P_{loss} , we intentionally replaced the task-specific loss description with an extremely generic prompt — “Help me optimize the algorithm.” As shown in the ablation Table 4, this simplification leads to significantly degraded performance, with HPWL, Area, and Score all worsening and EEP dropping dramatically.

In summary, traditional evolutionary frameworks usually adopt a simple discard-restart strategy when confronted with invalid individuals generated by LLM, which leads to a large amount of wasted computational resources and inefficient exploration into a valuable learning opportunity. By analyzing the causes of constraint violations and generating structured corrective feedback (i.e., textual gradients), AutoFloorplan can guide LLMs to targeted logic fixes. This correct rather than discard strategy greatly improves the discovery of legitimate and high-performance heuristics.

5.4 PARAMETER ANALYSIS

This section explores the impact of various components and hyperparameters on AutoFloorplan.

5.4.1 NUMBER OF TEXTUAL GRADIENT-GUIDED REPAIR.

The first is about the analysis of the hyperparameter num_iter , we set the evolutionary learning iterative search generation fixed to 5, and then change the size of num_iter . The results are shown

Table 5: Parametric analysis experiments on the number of textual gradient-guided repairs performed on circuit ami33. (Area Unit: $10^6 \mu m^2$, Wire Unit: $10^5 \mu m$)

<i>num_iter</i>	HPWL	Area	Score	EEP
2	0.485	1.317	2.151	22.00%
3	0.347	1.357	1.886	19.50%
4	0.501	1.295	2.168	12.36%

in Table 5, where Score is the individual score calculated according to [formula 3](#), Effective Effect Probability(EEP) indicates the effective response rate of LLMs, which can be used to measure the efficiency of AutoFloorplan’s work. It can be seen that simply increasing *num_iter* does not increase the EEP, because some individual deviations are too large to be corrected.

5.4.2 CHOICES OF LLMs.

To evaluate the impact of different LLMs on AutoFloorplan, we replace the original gpt-4o-mini with DeepSeek-R1 and Gemini-2.5-Pro, respectively. The corresponding results are presented in [Table 6](#). As shown, the enhanced modeling capabilities of these more advanced LLMs lead to notable improvements in both floorplanning quality and estimated performance efficiency (EPE). These findings highlight the scalability of AutoFloorplan and suggest that its performance can continue to improve as LLM technology advances.

Table 6: Analytical experiments with different LLMs types on circuit ami33. (Area Unit: $10^6 \mu m^2$, Wire Unit: $10^5 \mu m$)

LLM Type	HPWL	Area	Score	EEP
Gpt 4o-mini	0.485	1.317	2.151	22.00%
Deepseek-R1	0.434	1.278	2.009	29.41%
Gemini-2.5-Pro	0.382	1.316	1.928	42.59%

6 CONCLUSION AND FUTURE WORK

AutoFloorplan proposes a novel evolutionary learning framework for solving NP-hard chip floorplanning problems by automatically discovering [heuristics floorplanning algorithm](#) using LLMs. Our innovative textual gradient-guided repair mechanism efficiently transforms invalid heuristics generated by the LLMs into valid ones, thus greatly accelerating the search for high-quality solutions. Extensive experiments on eight public benchmarks show that AutoFloorplan consistently outperforms current SOTA algorithms in terms of area and wire length minimization, achieving excellent results on challenging large-scale circuits. While its evolutionary discovery phase requires an upfront computational cost, its significant performance gains and ability to reduce reliance on human expertise, as well as AutoFloorplan’s high degree of parallelism, make AutoFloorplan a powerful and universally effective framework for automated algorithm design in complex optimization problems. In the future, we will advance the application of [AutoFloorplan](#) to floorplanning scenarios with more complex constraints.

REFERENCES

- Mohammad Amini, Zhanguang Zhang, Surya Penmetsa, Yingxue Zhang, Jianye Hao, and Wulong Liu. Generalizable floorplanner through corner block list representation and hypergraph embedding. In *ACM SIGKDD Conference on Knowledge Discovery and Data Mining*, pp. 2692–2702, 2022.
- Davide Basso, Luca Bortolussi, Mirjana Videnovic-Misic, and Husni Habal. Effective analog ics floorplanning with relational graph neural networks and reinforcement learning. *arXiv preprint arXiv:2411.15212*, 2024.

- 540 Thomas Bömer, Nico Koltermann, Max Disselnmeyer, Laura Dörr, and Anne Meyer. Leveraging
541 large language models to develop heuristics for emerging optimization problems. *arXiv preprint*
542 *arXiv:2503.03350*, 2025.
- 543 Yi-Feng Chang and Chuan-Kang Ting. Multiple crossover and mutation operators enabled genetic
544 algorithm for non-slicing vlsi floorplanning. In *IEEE Congress on Evolutionary Computation*,
545 pp. 1–8, 2022.
- 546 Mark Chen, Jerry Tworek, Heewoo Jun, Qiming Yuan, Henrique Ponde De Oliveira Pinto, Jared
547 Kaplan, Harri Edwards, Yuri Burda, Nicholas Joseph, Greg Brockman, et al. Evaluating large
548 language models trained on code. *arXiv preprint arXiv:2107.03374*, 2021.
- 549 Tung-Chieh Chen and Yao-Wen Chang. Modern Floorplanning Based on B*-Tree and Fast Simu-
550 lated Annealing. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Sys-*
551 *tems*, 25(4):637–650, 2006.
- 552 Agoston E Eiben and James E Smith. *Introduction to Evolutionary Computing*. Springer, 2015.
- 553 Wenbo Guan, Xiaoyan Tang, Hongliang Lu, Jingru Tan, Jinlong Wang, and Yuming Zhang.
554 Transformer-characterized approach for chip floorplanning: Leveraging hypergcn and dtqn. In
555 *International Conference on Computer Design*, pp. 134–143, 2024.
- 556 Juris Hartmanis. Computers and intractability: a guide to the theory of np-completeness. *Siam*
557 *Review*, 24(1):90, 1982.
- 558 Zhuolun He, Yuzhe Ma, Lu Zhang, Peiyu Liao, Ngai Wong, Bei Yu, and Martin DF Wong. Learn to
559 floorplan through acquisition of effective local search heuristics. In *International Conference on*
560 *Computer Design*, pp. 324–331, 2020.
- 561 Andrew B Kahng, Jens Lienig, Igor L Markov, and Jin Hu. *VLSI Physical Design: from Graph*
562 *Partitioning to Timing Closure*, volume 312. Springer, 2011.
- 563 Yao Lai, Jinxin Liu, Zhentao Tang, Bin Wang, Jianye Hao, and Ping Luo. Chipformer: Transfer-
564 able chip placement via offline decision transformer. In *International Conference on Machine*
565 *Learning*, pp. 18346–18364. PMLR, 2023.
- 566 Fei Liu, Xialiang Tong, Mingxuan Yuan, Xi Lin, Fu Luo, Zhenkun Wang, Zhichao Lu, and Qingfu
567 Zhang. Evolution of heuristics: Towards efficient automatic algorithm design using large language
568 model. *arXiv preprint arXiv:2401.02051*, 2024.
- 569 Jing Liu, Weicai Zhong, Licheng Jiao, and Xue Li. Moving block sequence and organizational
570 evolutionary algorithm for general floorplanning with arbitrarily shaped rectilinear blocks. *IEEE*
571 *Transactions on Evolutionary Computation*, 12(5):630–646, 2008.
- 572 Yiting Liu, Ziyi Ju, Zhengming Li, Mingzhi Dong, Hai Zhou, Jia Wang, Fan Yang, Xuan Zeng, and
573 Li Shang. Graphplanner: Floorplanning with graph neural network. *ACM Transactions on Design*
574 *Automation of Electronic Systems*, 28(2):1–24, 2022.
- 575 Uday Mallappa, Hesham Mostafa, Mikhail Galkin, Mariano Phielipp, and Somdeb Majumdar.
576 Floorset-a vlsi floorplanning dataset with design constraints of real-world socs. In *IEEE/ACM*
577 *International Conference on Computer-Aided Design*, pp. 1–9, 2024.
- 578 Azalia Mirhoseini, Anna Goldie, Mustafa Yazgan, Joe Wenjie Jiang, Ebrahim Songhori, Shen Wang,
579 Young-Joon Lee, Eric Johnson, Omkar Pathak, Azade Nova, et al. A graph placement methodol-
580 ogy for fast chip design. *Nature*, 594(7862):207–212, 2021.
- 581 Shibing Mo, Kai Wu, Qixuan Gao, Xiangyi Teng, and Jing Liu. Autosgmn: Automatic propagation
582 mechanism discovery for spectral graph neural networks. In *Proceedings of the AAAI Conference*
583 *on Artificial Intelligence*, volume 39, pp. 19493–19502, 2025.
- 584 Hesham Mostafa, Uday Mallappa, Mikhail Galkin, Mariano Phielipp, and Somdeb Majumdar.
585 Parsac: Fast, human-quality floorplanning for modern socs with complex design constraints.
586 *arXiv preprint arXiv:2405.05495*, 2024.

- 594 Chaoxu Mu, Xufeng Zhang, and Hui Wang. Planning of heuristics: Strategic planning on large lan-
595 guage models with monte carlo tree search for automating heuristic optimization. *arXiv preprint*
596 *arXiv:2502.11422*, 2025.
- 597 Hiroshi Murata, Kunihiro Fujiyoshi, Shigetoshi Nakatake, and Yoji Kajitani. Vlsi module placement
598 based on rectangle-packing by the sequence-pair. *IEEE Transactions on Computer-Aided Design*
599 *of Integrated Circuits and Systems*, 15(12):1518–1524, 1996.
- 600 Long Ouyang, Jeffrey Wu, Xu Jiang, Diogo Almeida, Carroll Wainwright, Pamela Mishkin, Chong
601 Zhang, Sandhini Agarwal, Katarina Slama, Alex Ray, et al. Training language models to follow
602 instructions with human feedback. *Advances in Neural Information Processing Systems*, 35:
603 27730–27744, 2022.
- 604 Petr Pošík, Waltraud Huyer, and László Pál. A comparison of global search algorithms for continu-
605 ous black box optimization. *Evolutionary Computation*, 20(4):509–541, 2012.
- 606 Rafael Rafailov, Archit Sharma, Eric Mitchell, Christopher D Manning, Stefano Ermon, and Chelsea
607 Finn. Direct preference optimization: Your language model is secretly a reward model. *Advances*
608 *in Neural Information Processing Systems*, 36:53728–53741, 2023.
- 609 Bernardino Romera-Paredes, Mohammadamin Barekatin, Alexander Novikov, Matej Balog,
610 M Pawan Kumar, Emilien Dupont, Francisco JR Ruiz, Jordan S Ellenberg, Pengming Wang,
611 Omar Fawzi, et al. Mathematical discoveries from program search with large language models.
612 *Nature*, 625(7995):468–475, 2024.
- 613 Thomas Stützle and Manuel López-Ibáñez. Automated design of metaheuristic algorithms. In
614 *Handbook of Metaheuristics*, pp. 541–579. Springer, 2018.
- 615 Maolin Tang and Xin Yao. A memetic algorithm for vlsi floorplanning. *IEEE Transactions on*
616 *Systems, Man, and Cybernetics, Part B*, 37(1):62–69, 2007.
- 617 Dhruv Vashisht, Harshit Rampal, Haiguang Liao, Yang Lu, Devika Shanbhag, Elias Fallon, and
618 Levent Burak Kara. Placement in integrated circuits using cyclic reinforcement learning and
619 simulated annealing. *arXiv preprint arXiv:2011.07577*, 2020.
- 620 Heyong Wang, Kang Hu, Jing Liu, and Licheng Jiao. Multiagent evolutionary algorithm for floor-
621 planning using moving block sequence. In *2007 IEEE Congress on Evolutionary Computation*,
622 pp. 4372–4377, 2007.
- 623 Neil HE Weste and David Harris. *CMOS VLSI Design: a Circuits and Systems Perspective*. Pearson
624 Education India, 2015.
- 625 Qi Xu, Hao Geng, Song Chen, Bo Yuan, Cheng Zhuo, Yi Kang, and Xiaoqing Wen. Goodfloorplan:
626 Graph convolutional network and reinforcement learning-based floorplanning. *IEEE Transactions*
627 *on Computer-Aided Design of Integrated Circuits and Systems*, 41(10):3492–3502, 2021.
- 628 Bo Yang, Qi Xu, Hao Geng, Song Chen, and Yi Kang. Miracle: Multi-action reinforcement learning-
629 based chip floorplanning reasoner. In *Design, Automation & Test in Europe Conference & Exhi-*
630 *bition*, pp. 1–6, 2024a.
- 631 Bo Yang, Qi Xu, Hao Geng, Song Chen, Bei Yu, and Yi Kang. Floorplanning with edge-aware graph
632 attention network and hindsight experience replay. *ACM Transactions on Design Automation of*
633 *Electronic Systems*, 29(5):1–17, 2024b.
- 634 Xufeng Yao, Jiayi Jiang, Yuxuan Zhao, Peiyu Liao, Yibo Lin, and Bei Yu. Evolution of optimization
635 algorithms for global placement via large language models. *arXiv preprint arXiv:2504.17801*,
636 2025.
- 637 Mert Yuksekgonul, Federico Bianchi, Joseph Boen, Sheng Liu, Pan Lu, Zhi Huang, Carlos Guestrin,
638 and James Zou. Optimizing generative ai by backpropagating language model feedback. *Nature*,
639 639(8055):609–616, 2025.
- 640 Qi Zhao, Qiqi Duan, Bai Yan, Shi Cheng, and Yuhui Shi. Automated design of metaheuristic
641 algorithms: A survey. *arXiv preprint arXiv:2303.06532*, 2023.
- 642
- 643
- 644
- 645
- 646
- 647

648 A APPENDIX

649
650 A.1 SUMMARY OF ALGORITHM ERROR CASES.

651
652

Error Description	Number
Blocks beyond the outline	38
Blocks overlap	13
Incorrect number of finalized blocks	5
Python syntax errors	21
Others	17

653
654
655
656
657

658 Table 7: Individual analysis of error algorithms generated through 100 iterations of LLM continuous
659 running.
660

661
662 We appreciate the reviewer’s comment regarding domain-specific requirements in floorplanning. To
663 clarify, we conducted an analysis of over 100 iterations of LLM-generated error algorithms and
664 found that the errors are highly domain-specific:
665

- 666 • 38 cases of “blocks beyond the outline”.
 - 667 • 13 cases of “blocks overlap”.
 - 668 • 5 cases of “incorrect number of finalized blocks”.
- 669

670 In addition to Python syntax and other errors. These errors directly reflect structural constraints
671 unique to chip floorplanning rather than generic code-generation issues.
672

673 Importantly, simply discarding these error individuals—as would be done in standard LLM code-
674 generation workflows—would drastically shrink the viable population and severely impede both iter-
675 ation speed and convergence. This is precisely why our method incorporates textual-gradient-guided
676 repair: it enables the algorithmic population to recover from floorplanning-specific constraint viola-
677 tions and continue evolving, which is essential for maintaining diversity and progress.
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701

A.2 DETAILS OF EVOLUTIONARY PROMPTS.

As shown in the figure below, this paper utilizes the designed six evolutionary hints (i1, m1, m2, e1, e2, d1) to guide the LLMs to explore the floorplanning heuristic algorithm space. The evolutionary prompts (m1, m2) and (e1, e2) function similarly to mutations and crossovers. And prompt d1 models algorithm like DPO, mimicking the contrastive learning approach with positive and negative samples. This enables LLMs to better understand the preferences of different circuit data and floorplanning task.

Prompt for Action *i1*

Please design a floorplanning function to select the optimal position for each block and complete the floorplan for VLSI aiming to minimize HPWL and area. The required optimized results are HPWL: **<Target HPWL Result >** and Area: **<Target Area Result>**.

First, describe your new algorithm and main steps in one sentence. The description must be inside a brace {}. After the brace containing the description, provide **only** the Python code implementation. The code block must be between **<FLOORPLANCODESTART>** and **<FLOORPLANCODEEND>** and contain any necessary `import` statements starting directly, followed by the function definition `def floorplan(...)`. The function implementation must contain only valid Python code. Do not include the algorithm description or any other explanatory text within the code block itself. The function floorplan should accept 3 input(s): 'blocks', 'max_chip_size', 'nets'. The function should return 1 output(s): 'placements'.

Input:

- blocks: A list of blocks. Blocks are represented as a list `[[block_id1, initial_x, initial_y, width, height], [block_id2, initial_x, initial_y, width, height], ...]`, `[list(b) for b in blocks]`. All values are integers. `initial_x` and `initial_y` might be placeholders (e.g., 0) if no initial placement is given.
- max_chip_size: A list representing the chip's maximum boundary dimensions `[max_width, max_height]`. Both values are integers.
- nets: A list of nets. Each net is a list containing the block_ids connected by that net.

Output:

- placements: A list of blocks, where each list represents the final placement of a block in the format `[[block_id1, final_x, final_y, width, height], [block_id2, final_x, final_y, width, height], ...]`, `[list(b) for b in blocks]`. All values must be integers. The list should contain placements for all input blocks.

Constraints and Objectives:

1. No Overlap: Placed blocks must not overlap each other. The overlap area between any two distinct blocks must be zero.
2. Boundary Adherence: All placed blocks must be entirely within the chip maximum boundaries defined by chip_size (i.e., $0 \leq x < \text{chip_width}$ and $0 \leq y < \text{chip_height}$ for the bottom-left corner, and $x + \text{width} \leq \text{chip_width}$ and $y + \text{height} \leq \text{chip_height}$ for the top-right corner).
3. Minimize HPWL: The primary objective is to minimize the total Half-Perimeter Wire Length (HPWL) calculated based on the final placement and the provided nets.
4. Minimize area: The main goal is to minimize the area occupied by the final layouts of blocks with the formula $\text{area} = (\max(\text{blocks}(x)) - \min(\text{blocks}(x))) * (\max(\text{blocks}(y)) - \min(\text{blocks}(y)))$.

Do not give any additional explanations outside the initial description brace and the final code block.

Figure 5: The specific details of prompt *i1*.

756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809

Prompt for Action *m1*

Please design a floorplanning function to select the optimal position for each block and complete the floorplan for VLSI aiming to minimize HPWL and area. The required optimized results are HPWL: **<Target HPWL Result>** and Area: **<Target Area Result>**.

I have one algorithm with its code as follows.

Algorithm description: **<Algorithm Think>** **Code:****<Algorithm Code>** **HPWL:****<HPWL Result>** **A rea:****<Area Result>**

Please introducing the code modules or modifying the core mechanism to enhance its exploration capabilities based on the existing floorplan heuristic algorithm.

First, describe your new algorithm and main steps in one sentence. The description must be inside a brace. Next, implement it in Python as a function named floorplan. The code block must be between **<FLOORPLANCODESTART>** and **<FLOORPLANCODEEND>** and contain any necessary `import` statements starting directly. This function should accept 3 input(s): 'blocks', 'max_chip_size', 'nets'. The function should return 1 output(s): 'placements'.

Input:

- blocks: A list of blocks. Blocks are represented as a list `[[block_id1, initial_x, initial_y, width, height], [block_id2, initial_x, initial_y, width, height], ...], [list(b) for b in blocks]`. All values are integers. `initial_x` and `initial_y` might be placeholders (e.g., 0) if no initial placement is given.

- max_chip_size: A list representing the chip's maximum boundary dimensions `[max_width, max_height]`. Both values are integers.

- nets: A list of nets. Each net is a list containing the block_ids connected by that net.

Output:

- placements: A list of blocks, where each list represents the final placement of a block in the format `[[block_id1, final_x, final_y, width, height], [block_id2, final_x, final_y, width, height], ...], [list(b) for b in blocks]`. All values must be integers. The list should contain placements for all input blocks.

Constraints and Objectives:

1. No Overlap: Placed blocks must not overlap each other. The overlap area between any two distinct blocks must be zero.

2. Boundary Adherence: All placed blocks must be entirely within the chip maximum boundaries defined by chip_size (i.e., $0 \leq x < \text{chip_width}$ and $0 \leq y < \text{chip_height}$ for the bottom-left corner, and $x + \text{width} \leq \text{chip_width}$ and $y + \text{height} \leq \text{chip_height}$ for the top-right corner).

3. Minimize HPWL: The primary objective is to minimize the total Half-Perimeter Wire Length (HPWL) calculated based on the final placement and the provided nets.

4. Minimize area: The main goal is to minimize the area occupied by the final layouts of blocks with the formula $\text{area} = (\max(\text{blocks}(x)) - \min(\text{blocks}(x))) * (\max(\text{blocks}(y)) - \min(\text{blocks}(y)))$.

Do not give additional explanations.

Figure 6: The specific details of prompt *m1*.

Prompt for Action *m2*

Please design a floorplanning function to select the optimal position for each block and complete the floorplan for VLSI aiming to minimize HPWL and area. The required optimized results are HPWL: <Target HPWL Result> and Area: <Target Area Result>.

I have one algorithm with its code as follows.

Algorithm description: <Algorithm Think> **Code:**<Algorithm Code> **HPWL:**<HPWL Result> **A rea:**<Area Result>

Without changing the core structure of the existing floorplan heuristic algorithm, performance improvements can only be explored by modifying the parameters.

First, describe your new algorithm and main steps in one sentence. The description must be inside a brace. Next, implement it in Python as a function named floorplan. The code block must be between <FLOORPLANCODESTART> and <FLOORPLANCODEEND> and contain any necessary `import` statements starting directly. This function should accept 3 input(s): 'blocks', 'max_chip_size', 'nets'. The function should return 1 output(s): 'placements'.

Input:

- blocks: A list of blocks. Blocks are represented as a list [[block_id1, initial_x, initial_y, width, height], [block_id2, initial_x, initial_y, width, height], ...], [list(b) for b in blocks]. All values are integers. initial_x and initial_y might be placeholders (e.g., 0) if no initial placement is given.

- max_chip_size: A list representing the chip's maximum boundary dimensions [max_width, max_height]. Both values are integers.

- nets: A list of nets. Each net is a list containing the block_ids connected by that net.

Output:

- placements: A list of blocks, where each list represents the final placement of a block in the format [[block_id1, final_x, final_y, width, height], [block_id2, final_x, final_y, width, height], ...], [list(b) for b in blocks]. All values must be integers. The list should contain placements for all input blocks.

Constraints and Objectives:

1. No Overlap: Placed blocks must not overlap each other. The overlap area between any two distinct blocks must be zero.

2. Boundary Adherence: All placed blocks must be entirely within the chip maximum boundaries defined by chip_size (i.e., $0 \leq x < \text{chip_width}$ and $0 \leq y < \text{chip_height}$ for the bottom-left corner, and $x + \text{width} \leq \text{chip_width}$ and $y + \text{height} \leq \text{chip_height}$ for the top-right corner).

3. Minimize HPWL: The primary objective is to minimize the total Half-Perimeter Wire Length (HPWL) calculated based on the final placement and the provided nets.

4. Minimize area: The main goal is to minimize the area occupied by the final layouts of blocks with the formula $\text{area} = (\max(\text{blocks}(x)) - \min(\text{blocks}(x))) * (\max(\text{blocks}(y)) - \min(\text{blocks}(y)))$.

Do not give additional explanations.

Figure 7: The specific details of prompt *m2*.

864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917

Prompt for Action *e1*

Please design a floorplanning function to select the optimal position for each block and complete the floorplan for VLSI aiming to minimize HPWL and area. The required optimized results are HPWL: <Target HPWL Result> and Area: <Target Area Result>.

I have 4 existing algorithms with their codes as follows:

No.1 algorithm and the corresponding code are:

<Algorithm1 Think>

<Algorithm1 Code>

HPWL:<HPWL Result> Area:<Area Result>

...

No.4 algorithm and the corresponding code are:

<Algorithm4 Think>

<Algorithm4 Code>

HPWL:<HPWL Result> Area:<Area Result>

Please help me create a new algorithm that has a totally different form from the given ones.

First, describe your new algorithm and main steps in one sentence. The description must be inside a brace {}. After the brace containing the description, provide *only* the Python code implementation. The code block must be between <FLOORPLANCODESTART> and <FLOORPLANCODEEND> and contain any necessary `import` statements starting directly, followed by the function definition `def floorplan(...)`. The function implementation must contain only valid Python code. Do not include the algorithm description or any other explanatory text within the code block itself.

The function floorplan should accept 3 input(s): 'blocks', 'max_chip_size', 'nets'. The function should return 1 output(s): 'placements'.

Input:

- blocks: A list of blocks. Blocks are represented as a list [[block_id1, initial_x, initial_y, width, height], [block_id2, initial_x, initial_y, width, height], ...], [list(b) for b in blocks]. All values are integers. initial_x and initial_y might be placeholders (e.g., 0) if no initial placement is given.

- max_chip_size: A list representing the chip's maximum boundary dimensions [max_width, max_height]. Both values are integers.

- nets: A list of nets. Each net is a list containing the block_ids connected by that net.

Output:

- placements: A list of blocks, where each list represents the final placement of a block in the format [[block_id1, final_x, final_y, width, height], [block_id2, final_x, final_y, width, height], ...], [list(b) for b in blocks]. All values must be integers. The list should contain placements for all input blocks.

Constraints and Objectives:

1. No Overlap: Placed blocks must not overlap each other. The overlap area between any two distinct blocks must be zero.

2. Boundary Adherence: All placed blocks must be entirely within the chip maximum boundaries defined by chip_size (i.e., $0 \leq x < \text{chip_width}$ and $0 \leq y < \text{chip_height}$ for the bottom-left corner, and $x + \text{width} \leq \text{chip_width}$ and $y + \text{height} \leq \text{chip_height}$ for the top-right corner).

3. Minimize HPWL: The primary objective is to minimize the total Half-Perimeter Wire Length (HPWL) calculated based on the final placement and the provided nets.

4. Minimize area: The main goal is to minimize the area occupied by the final layouts of blocks with the formula $\text{area} = (\max(\text{blocks}(x)) - \min(\text{blocks}(x))) * (\max(\text{blocks}(y)) - \min(\text{blocks}(y)))$.

Do not give any additional explanations outside the initial description brace and the final code block.

Figure 8: The specific details of prompt *e1*.

918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971

Prompt for Action e2

Please design a floorplanning function to select the optimal position for each block and complete the floorplan for VLSI aiming to minimize HPWL and area. The required optimized results are HPWL: <Target HPWL Result> and Area: <Target Area Result>.

I have 4 existing algorithms with their codes as follows:

No.1 algorithm and the corresponding code are:

<Algorithm1 Think>

<Algorithm1 Code>

HPWL:<HPWL Result> Area:<Area Result>

...

No.4 algorithm and the corresponding code are:

<Algorithm4 Think>

<Algorithm4 Code>

HPWL:<HPWL Result> Area:<Area Result>

Please help me create a new algorithm that is similar in form to the core idea of the given algorithm.

First, describe your new algorithm and main steps in one sentence. The description must be inside a brace {}. After the brace containing the description, provide *only* the Python code implementation. The code block must be between <FLOORPLANCODESTART> and <FLOORPLANCODEEND> and contain any necessary 'import' statements starting directly, followed by the function definition `def floorplan(...)`. The function implementation must contain only valid Python code. Do not include the algorithm description or any other explanatory text within the code block itself.

The function floorplan should accept 3 input(s): 'blocks', 'max_chip_size', 'nets'. The function should return 1 output(s): 'placements'.

Input:

- blocks: A list of blocks. Blocks are represented as a list [[block_id1, initial_x, initial_y, width, height], [block_id2, initial_x, initial_y, width, height], ...], [list(b) for b in blocks]. All values are integers. initial_x and initial_y might be placeholders (e.g., 0) if no initial placement is given.

- max_chip_size: A list representing the chip's maximum boundary dimensions [max_width, max_height]. Both values are integers.

- nets: A list of nets. Each net is a list containing the block_ids connected by that net.

Output:

- placements: A list of blocks, where each list represents the final placement of a block in the format [[block_id1, final_x, final_y, width, height], [block_id2, final_x, final_y, width, height], ...], [list(b) for b in blocks]. All values must be integers. The list should contain placements for all input blocks.

Constraints and Objectives:

1. No Overlap: Placed blocks must not overlap each other. The overlap area between any two distinct blocks must be zero.

2. Boundary Adherence: All placed blocks must be entirely within the chip maximum boundaries defined by chip_size (i.e., $0 \leq x < \text{chip_width}$ and $0 \leq y < \text{chip_height}$ for the bottom-left corner, and $x + \text{width} \leq \text{chip_width}$ and $y + \text{height} \leq \text{chip_height}$ for the top-right corner).

3. Minimize HPWL: The primary objective is to minimize the total Half-Perimeter Wire Length (HPWL) calculated based on the final placement and the provided nets.

4. Minimize area: The main goal is to minimize the area occupied by the final layouts of blocks with the formula $\text{area} = (\max(\text{blocks}(x)) - \min(\text{blocks}(x))) * (\max(\text{blocks}(y)) - \min(\text{blocks}(y)))$.

Do not give any additional explanations outside the initial description brace and the final code block.

Figure 9: The specific details of prompt e2.

972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025

Prompt for Action *d1*

Please design a floorplanning function to select the optimal position for each block and complete the floorplan for VLSI aiming to minimize HPWL and area. The required optimized results are HPWL: <Target HPWL Result> and Area: <Target Area Result>.

I have 2 existing algorithms with their codes as follows:

No.1 algorithm and the corresponding code are:

<Algorithm1 Think>

<Algorithm1 Code>

HPWL:<HPWL Result> Area:<Area Result>

No.2 algorithm and the corresponding code are:

<Algorithm2 Think>

<Algorithm2 Code>

HPWL:<HPWL Result> Area:<Area Result>

First, analyze the principles of both. Second, by comparing their scores, evaluate why the filter with the larger of the scores is more suitable for the graphs. Finally, help me to create a new spectral graph neural network layer, and describe your new algorithm and main steps in one sentence.

The description must be inside a brace {}. After the brace containing the description, provide **only** the Python code implementation. The code block must be between <FLOORPLANCODESTART> and <FLOORPLANCODEEND> and contain any necessary `import` statements starting directly, followed by the function definition `def floorplan(...)`. The function implementation must contain only valid Python code. Do not include the algorithm description or any other explanatory text within the code block itself.

The function floorplan should accept 3 input(s): 'blocks', 'max_chip_size', 'nets'. The function should return 1 output(s): 'placements'.

Input:

- blocks: A list of blocks. Blocks are represented as a list [[block_id1, initial_x, initial_y, width, height], [block_id2, initial_x, initial_y, width, height], ...], [list(b) for b in blocks]. All values are integers. initial_x and initial_y might be placeholders (e.g., 0) if no initial placement is given.

- max_chip_size: A list representing the chip's maximum boundary dimensions [max_width, max_height]. Both values are integers.

- nets: A list of nets. Each net is a list containing the block_ids connected by that net.

Output:

- placements: A list of blocks, where each list represents the final placement of a block in the format [[block_id1, final_x, final_y, width, height], [block_id2, final_x, final_y, width, height], ...], [list(b) for b in blocks]. All values must be integers. The list should contain placements for all input blocks.

Constraints and Objectives:

1. No Overlap: Placed blocks must not overlap each other. The overlap area between any two distinct blocks must be zero.

2. Boundary Adherence: All placed blocks must be entirely within the chip maximum boundaries defined by chip_size (i.e., $0 \leq x < \text{chip_width}$ and $0 \leq y < \text{chip_height}$ for the bottom-left corner, and $x + \text{width} \leq \text{chip_width}$ and $y + \text{height} \leq \text{chip_height}$ for the top-right corner).

3. Minimize HPWL: The primary objective is to minimize the total Half-Perimeter Wire Length (HPWL) calculated based on the final placement and the provided nets.

4. Minimize area: The main goal is to minimize the area occupied by the final layouts of blocks with the formula $\text{area} = (\max(\text{blocks}(x)) - \min(\text{blocks}(x))) * (\max(\text{blocks}(y)) - \min(\text{blocks}(y)))$.

Do not give any additional explanations outside the initial description brace and the final code block.

Figure 10: The specific details of prompt *d1*.

A.3 DETAILS OF TEXTUAL GRADIENT-GUIDED REPAIR PROMPTS.

We adopt the vanilla prompts for P_{grad} from TextGrad (Yuksekgonul et al. 2025). To achieve AutoFloorplan, we design a customized textual loss function P_{loss} and floorplanning algorithm update function P_{update} , as listed in the follow figures:




Figure 11: The specific details of prompt P_{loss} .




Figure 12: The specific details of prompt P_{grad} .

1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133

Prompt for Variable Update P_{update}

Given a text variable and its textual gradient (modification suggestion), please optimize the algorithm and code in combination with the gradient.

****Gradient**** <Algorithm code textual gradient>

****The Algorithm and Code**** <Algorithm Code>

****Other Information**** First, describe your new algorithm and main steps in one sentence. The description must be inside a brace {}. After the brace containing the description, provide *only* the Python code implementation. The code block must be between <FLOORPLANCODESTART> and <FLOORPLANCODEEND> and contain any necessary ``import`` statements starting directly, followed by the function definition ``def floorplan(...)``. The function implementation must contain only valid Python code. Do not include the algorithm description or any other explanatory text within the code block itself.

The function Please design a floorplanning function to select the optimal position for each block and complete the floorplan for VLSI aiming to minimize HPWL and area. should accept 3 input(s): 'blocks', 'max_chip_size', 'nets'. The function should return 1 output(s): 'placements'.

Input:

- blocks: A list of blocks. Blocks are represented as a list `[[block_id1, initial_x, initial_y, width, height], [block_id2, initial_x, initial_y, width, height], ...]`, `[list(b) for b in blocks]`. All values are integers. `initial_x` and `initial_y` might be placeholders (e.g., 0) if no initial placement is given.
- max_chip_size: A list representing the chip's maximum boundary dimensions `[max_width, max_height]`. Both values are integers.
- nets: A list of nets. Each net is a list containing the block_ids connected by that net.

Output:

- placements: A list of blocks, where each list represents the final placement of a block in the format `[[block_id1, final_x, final_y, width, height], [block_id2, final_x, final_y, width, height], ...]`, `[list(b) for b in blocks]`. All values must be integers. The list should contain placements for all input blocks.

Constraints and Objectives:

1. No Overlap: Placed blocks must not overlap each other. The overlap area between any two distinct blocks must be zero.
2. Boundary Adherence: All placed blocks must be entirely within the chip maximum boundaries defined by chip_size (i.e., $0 \leq x < \text{chip_width}$ and $0 \leq y < \text{chip_height}$ for the bottom-left corner, and $x + \text{width} \leq \text{chip_width}$ and $y + \text{height} \leq \text{chip_height}$ for the top-right corner).
3. Minimize HPWL: The primary objective is to minimize the total Half-Perimeter Wire Length (HPWL) calculated based on the final placement and the provided nets.
4. Minimize area: The main goal is to minimize the area occupied by the final layouts of blocks with the formula $\text{area} = (\max(\text{blocks}(x)) - \min(\text{blocks}(x))) * (\max(\text{blocks}(y)) - \min(\text{blocks}(y)))$.

Do not give any additional explanations outside the initial description brace and the final code block.

Figure 13: The specific details of prompt P_{update} .

A.4 DETAILS OF DATASETS.

Table 8 presents the statistical data for all benchmark datasets used in this work.

Table 8: Benchmark Information.

Circuit	#Blocks	#I/O	#Net	#Outline
ami33	33	42	123	(1326,1205)
ami49	49	22	408	(5336,7673)
n10	10	69	118	(800,800)
n30	30	212	349	(800,800)
n50	50	209	485	(800,800)
n100	100	334	885	(800,800)
n200	200	564	1585	(800,800)
n300	300	569	1893	(800,800)

1134 A.5 DETAILS OF BASELINES. 1135

1136 To provide a comprehensive evaluation of our proposed methodology, we compare it with a series of
1137 baseline approaches that represent the current state-of-the-art in chip floorplanning. These include
1138 traditional heuristic-based algorithms and modern reinforcement learning (RL)-driven frameworks,
1139 detailed as follows:

1141 A.5.1 SIMULATED ANNEALING (SA).

1142 Simulated Annealing is a classical metaheuristic approach applied to floorplanning, relying on Se-
1143 quence Pair (SP) representation to encode geometric relationships among macros. Optimization is
1144 achieved by introducing controlled perturbations and gradually cooling the system based on a tem-
1145 perature schedule. Although capable of escaping local minima to some extent, SA often struggles
1146 with complex designs and may get trapped in suboptimal configurations. In our evaluation, we
1147 tuned SA hyperparameters (initial temperature: 10^6 to 10^8 , cooling rate: 0.97, iterations: 50–200,
1148 termination temperature: 10^{-11}) and report the best-performing results. The neighborhood function
1149 follows TODAES’24 (Yang et al. 2024b).

1151 A.5.2 ICCD’2020 (HE ET AL. 2020B).

1152 RL-based Automatic Heuristic Design This work pioneers the use of reinforcement learning for
1153 automatic heuristic discovery. Instead of directly constructing solutions, an RL agent is trained to
1154 perform local search by selecting neighboring configurations within the Sequence Pair space. The
1155 learned policy enables the agent to effectively navigate the solution space, demonstrating notable
1156 improvements over manually crafted heuristics.

1158 A.5.3 KDD’22 (AMINI ET AL. 2022).

1160 End-to-End RL with Hypergraph Neural Networks KDD’22 introduces a fully end-to-end rein-
1161 forcement learning framework for floorplanning. The RL agent predicts both the block ID and its
1162 placement location in a single step. A hypergraph neural network encodes the circuit netlist, while
1163 a Transformer-based action selection mechanism handles generalization across netlists of varying
1164 sizes. The framework exhibits strong transferability, maintaining constant model parameters regard-
1165 less of circuit scale, and achieves state-of-the-art results on GSRC and MCNC benchmarks.

1166 A.5.4 TODEAS’24 (YANG ET AL. 2024B).

1168 EAGAT + Transformer-Based RL Framework TODAES’24 proposes an end-to-end RL method in-
1169 corporating Edge-Aware Graph Attention Networks (EAGAT) and a hierarchical decoder based on
1170 Transformers and attention pointers. Hindsight experience replay further boosts sample efficiency.
1171 The agent efficiently captures macro connectivity and layout structure, allowing learned policies to
1172 generalize to unseen netlists. Experimental results show significant area and wirelength reductions
1173 on public benchmarks.

1174 A.5.5 DATE’24 (YANG ET AL. 2024A).

1176 EGAT + Supervised Learning Hybrid DATE’24 formulates floorplanning as a Markov Decision
1177 Process and introduces an end-to-end RL framework using an Edge-Augmented Graph Attention
1178 Network (EGAT), MLPs, and gated self-attention. The framework integrates dense rewards and a
1179 multi-action mechanism. Additionally, it incorporates supervised pretraining on synthetic netlists to
1180 leverage prior knowledge. Results reveal considerable gains in area and wirelength minimization
1181 versus prior methods.

1183 A.5.6 ICCD’24 (GUAN ET AL. 2024).

1185 HyperGCN + Deep Transformer Q-Network (DTQN) ICCD’24 addresses the shortcomings of sim-
1186 plified RL models by enhancing the MDP formulation with sophisticated state representation. Hy-
1187 perGCN captures hypergraph-encoded netlist features, while a Transformer-based Deep Q-Network
processes long-range interdependencies among modules. The Transformer encoder uses multi-head

self-attention to account for global design dynamics, leading to superior performance in placement-aware optimization. The method achieves leading performance and marks the first known application of Transformers in floorplanning.

A.6 SPECIFIC FLOORPLANNING ALGORITHMIC DETAILS.

It is evident that AutoFloorplan generates heuristic algorithms with distinct approaches tailored to the specific characteristics of different chips. Below, we will analyze each generated algorithm to determine whether the rules discovered by AutoFloorplan are interpretable or consistent with human design intuition.



Figure 14: Specific details of the floorplanning heuristic algorithm designed for circuit n10, n30 and n50.

1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349

For Circuit ami33:

We use simulated annealing on block ordering with bottom-left decoding, minimizing a weighted cost = 2.0·HPWL + 0.5·area, starting at T0=10000, $\alpha=0.90$, iter_per_T=3000.}

```

import random
def floorplan(blocks, max_chip_size, nets):
    # prepare block dims and degrees
    blk_dims = [b[0]: b[3], b[4]] for b in blocks
    bids = list(blk_dims.keys())
    deg = {b:0 for b in bids}
    for net in nets:
        for b in net:
            if b in deg:
                deg[b] += 1
    cw, ch = max_chip_size

def compute_hpwl(placements):
    ctr = [b[0]:b[1]+b[3]/2.0, b[2]:b[4]/2.0] for b in placements
    tot = 0.0
    for net in nets:
        xs = [ctr[b][0] for b in net if b in ctr]
        ys = [ctr[b][1] for b in net if b in ctr]
        if xs and ys:
            tot += (max(xs)-min(xs)) + (max(ys)-min(ys))
    return tot

def compute_area(placements):
    xs = [b[1] for b in placements] + [b[1]+b[3] for b in placements]
    ys = [b[2] for b in placements] + [b[2]+b[4] for b in placements]
    return (max(xs)-min(xs))*(max(ys)-min(ys))

def bottom_left_place_order():
    placed = []
    xs = {}
    ys = {}
    for bid in order:
        w,h = blk_dims[bid]
        best = (cw, ch)
        for x in xs:
            if x+w > cw: continue
            for y in ys:
                if y+h > ch: continue
                ok = True
                for _ , px, py, pw, ph in placed:
                    if not (x+w <= px or px+pw <= x or y+h <= py or
                        py+ph <= y):
                        ok = False
                        break
                if ok and (y < best[1] or (y == best[1] and x < best[0])):
                    best = (x, y)
                    px,py = best
                    placed.append((bid, px, py, w, h))
                    xs.add(px+w)
                    ys.add(py+h)
            return placed

# hill-climbing with random restarts
best_place = None
best_cost = float('inf')
restarts = 10
iters = 500

# initial ordering by descending degree
base_order = sorted(bids, key=lambda b:deg[b], reverse=True)

for _ in range(restarts):
    curr_order = base_order[:]
    random.shuffle(curr_order)
    curr_place = bottom_left_place(curr_order)
    curr_hpwl = compute_hpwl(curr_place)
    curr_area = compute_area(curr_place)
    curr_cost = curr_hpwl + curr_area

    for _ in range(iters):
        ij = random.sample(range(len(bids)),2)
        nei_order = curr_order[:]
        nei_order[i], nei_order[j] = nei_order[j], nei_order[i]
        nei_place = bottom_left_place(nei_order)
        nei_hpwl = compute_hpwl(nei_place)
        nei_area = compute_area(nei_place)
        nei_cost = nei_hpwl + nei_area
        if nei_cost < curr_cost:
            curr_order = nei_order
            curr_place = nei_place
            curr_cost = nei_cost
            if curr_cost < best_cost:
                best_cost = curr_cost
                best_place = curr_place

# if no improvement, take last
if best_place is None:
    best_place = curr_place

# integer output
placements = [b[0], int(b[1]), int(b[2]), int(b[3]), int(b[4])] for b in
best_place
return placements

```

For Circuit ami49:

We initialize a grid placement then apply simulated annealing with random block swaps and position perturbations under non-overlap and boundary constraints to minimize HPWL and area.}

```

import random
import math
import time

def floorplan(blocks, max_chip_size, nets):
    random.seed(0)
    chip_w, chip_h = max_chip_size
    placements = []
    x = y = row_h = 0
    for bid, w,h in blocks:
        if x+w > chip_w:
            x = 0
            y += row_h
            row_h = 0
        if y+h > chip_h:
            y = 0
        placements[bid] = [x, y, w, h]
        row_h = max(row_h, h)
        x += w

def compute_hpwl(pl):
    centers = [bid: (pos[0]+pos[2])/2.0, pos[1]+pos[3])/2.0] for bid,pos
    in pl.items()]
    hpwl = 0
    for net in nets:
        xs = [centers[bid][0] for bid in net]
        ys = [centers[bid][1] for bid in net]
        hpwl += (max(xs)-min(xs)) + (max(ys)-min(ys))
    return hpwl

def compute_area(pl):
    xs = [pos[0] for pos in pl.values()] + [pos[0]+pos[2] for pos in
pl.values()]
    ys = [pos[1] for pos in pl.values()] + [pos[1]+pos[3] for pos in
pl.values()]
    return (max(xs)-min(xs))*(max(ys)-min(ys))

def is_valid(pl):
    items = list(pl.items())
    for bid, (x1,y1,w1,h1) in items:
        for bid2, (x2,y2,w2,h2) in items:
            if not (x1 < 0 or y1 < 0 or x1+w1 > chip_w or y1+h1 > chip_h:
                return False
            n = len(items)
            for i in range(n):
                (x1,y1,w1,h1) = items[i]
                for j in range(i+1, n):
                    (x2,y2,w2,h2) = items[j]
                    if not (x1 >= x2+w2 or x2 >= x1+w1 or y1 >= y2+h2 or y2
                        >= y1+h1):
                        return False
    return True

best_pl = dict(placements)
best_cost = compute_hpwl(placements) +
compute_area(placements)
T = 1e4
start = time.time()
for _ in range(10000):
    pl2 = [k,v[:]: for k,v in placements.items()]
    if random.random() < 0.5:
        a,b = random.sample(list(pl2.keys()), 2)
        pl2[a][0], pl2[b][0] = pl2[b][0], pl2[a][0]
        pl2[a][1], pl2[b][1] = pl2[b][1], pl2[a][1]
    else:
        a = random.choice(list(pl2.keys()))
        w,h = pl2[a][2], pl2[a][3]
        pl2[a][0] = random.randint(0, chip_w-w)
        pl2[a][1] = random.randint(0, chip_h-h)
        if not is_valid(pl2):
            continue
        hp = compute_hpwl(pl2)
        ar = compute_area(pl2)
        cost = hp + ar
        d = cost - best_cost
        if d < 0 or random.random() < math.exp(-d/T):
            placements = pl2
            if cost < best_cost:
                best_cost = cost
                best_pl = dict(pl2)
            T *= 0.9995
            if time.time() - start > 1.9:
                break

return [bid, int(pos[0]), int(pos[1]), pos[2], pos[3]] for bid,pos
in best_pl.items()]

```

Figure 16: Specific details of the floorplanning heuristic algorithm designed for circuit ami33 and ami49.

A.6.1 FOR THE N10 CIRCUIT.

The algorithm encodes three simple, human-interpretable rules: (1) prioritize highly connected blocks by initializing order with descending net-degree (mirrors designers placing hot-spots first), (2) use a bottom-left greedy packing heuristic to produce tight, low-waste floorplans (a classic manual/layout strategy), and (3) refine ordering via local swap hill-climbing optimizing a combined HPWL + area objective (a simple local improvement step designers would perform). These rules are intuitive and explainable.

1350 A.6.2 FOR THE N30 CIRCUIT.
1351

1352 Core idea : the planner decodes an ordering into a deterministic bottom-left packing, scores floor-
1353 plans by HPWL plus a weighted area term, and explores orderings with simulated annealing using
1354 swap/insert moves and probabilistic acceptance. These components are directly interpretable and
1355 mirror human heuristics (place greedily to minimize gaps, trade off wirelength vs. area, and per-
1356 form global-local randomized search). The fixed weight λ compresses a designer’s multi-objective
1357 tradeoff into a single scalar, so rules are transparent but simplify richer constraints (timing, routing,
1358 aspect ratios).

1359 A.6.3 FOR THE N50 CIRCUIT.
1360

1361 Core idea : place high-degree (highly connected) blocks first, greedily choose site candidates mini-
1362 mizing a combined HPWL–area cost, then refine with tabu-swapped positions to escape local mini-
1363 ma. Each step maps to intuitive designer moves (prioritize nets, pack bottom/left-like sites, evaluate
1364 wirelength vs. area, and perform targeted swaps), so rules are transparent and human-aligned.

1365 A.6.4 FOR THE N100 CIRCUIT.
1366

1367 Core idea: initialize with a simple next-fit row packing (tall-first), score floorplans by a weighted
1368 sum of HPWL and bounding area, then explore via simulated annealing using swaps and small
1369 position perturbations with probabilistic acceptance. Each component maps directly to intuitive
1370 designer moves—pack greedily to reduce waste, trade off wirelength vs. area with explicit weights,
1371 and perform randomized local/global moves to escape local minima—so the discovered rules are
1372 transparent and align well with human layout heuristics.

1373 A.6.5 FOR THE N200 CIRCUIT.
1374

1375 Core idea: start with a simple tall-first row packing, evaluate floorplans by HPWL plus a dynam-
1376 ically weighted area term, then explore with simulated annealing using swaps (global) and slides
1377 (local). Each step corresponds to intuitive designer actions—place large/tall modules early, trade
1378 off wirelength vs. chip area via an explicit scalar, and perform localized/global adjustments to es-
1379 cape local minima—so the discovered rules are transparent and align well with common human
1380 heuristics.

1381 A.6.6 FOR THE N300 CIRCUIT.
1382

1383 Core idea: place large modules first using a skyline-style greedy search that evaluates candidate sites
1384 by a weighted HPWL–area criterion, then refine via simulated annealing with an evolving weight
1385 schedule (α, β) that shifts emphasis between wirelength and area; swap and small-shift moves mirror
1386 human local/global adjustments. The components and weight schedule are transparent and corre-
1387 spond closely to common designer heuristics.

1388 A.6.7 FOR THE AMI33 CIRCUIT.
1389

1390 Core idea: seed placement order by net-degree (place highly connected blocks earlier), decode an
1391 order via a deterministic bottom-left packing (tight, gap-minimizing), and improve order with local
1392 random swaps under a combined HPWL+area cost. These rules are simple, transparent and match
1393 common designer heuristics (prioritize high-degree modules, pack greedily, and perform local swaps
1394 to reduce wirelength/area).

1395 A.6.8 FOR THE AMI49 CIRCUIT.
1396

1397 Core idea: start with a simple row-based greedy packing, score floorplans by HPWL + bounding-box
1398 area, then perform randomized local search (swaps and random relocations) with Metropolis-style
1399 acceptance and temperature decay to escape local minima. These steps are directly interpretable
1400 and mirror common designer moves (greedy packing, trade off wirelength vs. area, and iterative
1401 stochastic refinement).

1402
1403

1404 A.7 CASE STUDY.
1405

1406

1407

1408

1409

1410

1411

1412

1413

1414

1415

1416

1417

1418

1419

1420

1421

1422

1423

1424

1425

1426

1427

1428

1429

1430

1431

1432

1433

1434

1435

1436

1437

1438

1439

1440

1441

1442

1443

1444

1445

1446

1447

1448

1449

1450

1451

1452

1453

1454

1455

1456

1457

We now provide case studies designed to demonstrate the practical application and effectiveness of the `AutoFloorplan` optimization process, including the raw algorithms and code, violated constraint error, textual loss, textual gradients, textual updates, and textual gradient-guided repair algorithms and code.

We present a concise and traceable analysis demonstrating that code editing directly implements the repair guidance of the LLM’s “textual gradient”.

Mapping of each gradient item \rightarrow where it appears in this case and why it is a faithful, interpretable implementation

- Gradient 1 — “Replace circle proxy repulsion with true rectangular separation.”

Implementation: *New_code* (section “true rectangular repulsion + overlap penalty”). The code computes $rx = 0.5 * (wi + wj)$, $ry = 0.5 * (hi + hj)$, then $ox = \max(0, rx - \text{abs}(dx))$, $oy = \max(0, ry - \text{abs}(dy))$ and applies forces only when $ox > 0 \ \&\& \ oy > 0$.

Traceability: the overlap terms ox, oy are explicit numeric diagnostics of X/Y axis overlap (readable and testable), so one can directly verify the gradient’s semantic goal (axis-aligned rectangle separation) by inspecting these variables each iteration.

- Gradient 2 — “Integrate hard legalization in the loop instead of post-clipping.”

Implementation: *New_code* (section “Inline BL legalization (nudge)”). After each FD update the code builds bottom-left coordinates $bl[...]$, sorts $by(y, x)$, and performs incremental nudges against *settled* blocks to resolve overlaps.

Traceability: the nudge loop and *settled* list provide a readable sequence of per-block adjustments (you can log each push) so the reviewer can follow the exact steps that convert soft FD positions into a legal layout.

- Gradient 3 — “Add an overlap-penalty to the objective.”

Implementation: *New_code* (in repulsion loop) introduces $K = K0 * \tau$ and uses $(\beta * ox + K * ox)$ in the computed separation forces.

Traceability: K is a scalar that increases with τ ; its multiplication with ox produces a measurable extra force proportional to overlapped area. This is a direct, auditable realization of the suggested soft penalty.

- Gradient 4 — “Dynamically schedule dt, β , and anneal spring strength.”

Implementation: *New_code* (adaptive scheduling): $\tau = t / (\max_iter - 1)$, $\beta = \beta0 * (1 - \tau)$, $dt = dt0 * (1 - \tau)$, and $K = K0 * \tau$.

Traceability: the time schedule is parametric and explicit; logging dt, β , and K per iteration yields a clear temporal trace showing early strong repulsion and later fine tuning as recommended by the gradient.

- Gradient 5 — “Improve initial packing (best-fit-decreasing / guillotine).”

Implementation: *New_code* (initialization): a best-fit-decreasing guillotine packer using *free_rects* and waste minimization.

Traceability: the chosen free rectangle and resulting placements are explicit (the *free_rects* structure and selected *best_rect*), so the reviewer can follow how the initial state was changed to reduce downstream overlap pressure.

Each gradient item produces explicit variables/structures in code ($ox, oy, K, \tau, \beta, dt, \text{free_rects}, \text{settled}$) that are human-readable and can be logged or inspected at runtime. Therefore the repair guidance from the LLM is not merely high-level prose — it is translated into deterministic, testable code constructs whose evolution across iterations can be traced and audited.

Example (Part 1)**Raw Algorithm:**

We propose a force-directed continuous placement modeling blocks as repelling charges and nets as attracting springs to iteratively reduce HPWL and overall area under boundary constraints.

Raw Code:

```

import random, math
def floorplan(blocks, max_chip_size, nets):
    chip_w, chip_h = max_chip_size
    # 1) Initial next-fit bottom-left packing (by descending area)
    placements = {}
    x_cursor = y_cursor = line_height = 0
    for bid, _, _, w, h in sorted(blocks, key=lambda b: -(b[3]*b[4])):
        if x_cursor + w > chip_w:
            x_cursor = 0
            y_cursor += line_height
            line_height = 0
        placements[bid] = [x_cursor, y_cursor, w, h]
        x_cursor += w
        line_height = max(line_height, h)
    # 2) Initialize centers
    centers = {bid: [x + w/2.0, y + h/2.0]
               for bid, (x, y, w, h) in placements.items()}
    # 3) Force-directed iteration
    alpha = 0.2 # spring (attraction) strength
    beta = 5000.0 # repulsion strength
    gamma = 100.0 # boundary force strength
    dt = 0.01 # time step
    for _ in range(300):
        # zero out forces
        forces = {bid: [0.0, 0.0] for bid in placements}
        # attractive forces along nets
        for net in nets:
            pts = [centers[bid] for bid in net if bid in centers]
            if len(pts) < 2: continue
            cx = sum(p[0] for p in pts)/len(pts)
            cy = sum(p[1] for p in pts)/len(pts)
            for bid in net:
                if bid in centers:
                    dx = cx - centers[bid][0]
                    dy = cy - centers[bid][1]
                    forces[bid][0] += alpha * dx
                    forces[bid][1] += alpha * dy
        # repulsive forces between blocks
        bids = list(centers.keys())
        for i in range(len(bids)):
            bi = bids[i]
            xi, yi = centers[bi]
            ri = max(placements[bi][2], placements[bi][3])
            for j in range(i+1, len(bids)):
                bj = bids[j]
                xj, yj = centers[bj]
                rj = max(placements[bj][2], placements[bj][3])
                dx = xi - xj
                dy = yi - yj
                dist2 = dx*dx + dy*dy + 1e-6
                min_dist = (ri + rj)/2.0
                if dist2 < min_dist*min_dist:
                    f = beta / dist2
                    fx = f * dx
                    fy = f * dy
                    forces[bi][0] += fx
                    forces[bi][1] += fy
                    forces[bj][0] -= fx
                    forces[bj][1] -= fy
        # boundary forces
        for bid in centers:
            x, y = centers[bid]
            if x < 0:
                forces[bid][0] += gamma * (-x)
            if x > chip_w:

```

Example (Part 2)

(Continued from Part 1)

```

forces[bid][0] -= gamma * (x - chip_w)
if y < 0:
    forces[bid][1] += gamma * (-y)
if y > chip_h:
    forces[bid][1] -= gamma * (y - chip_h)
# update centers and clip to valid region
for bid in centers:
    centers[bid][0] += dt * forces[bid][0]
    centers[bid][1] += dt * forces[bid][1]
    w, h = placements[bid][2], placements[bid][3]
    cx = max(w/2.0, min(centers[bid][0], chip_w - w/2.0))
    cy = max(h/2.0, min(centers[bid][1], chip_h - h/2.0))
    centers[bid] = [cx, cy]
# 4) Finalize integer bottom-left comers
result = []
for bid, w, h in blocks:
    cx, cy = centers[bid]
    w, h = placements[bid][2], placements[bid][3]
    x = int(max(0, min(chip_w - w, cx - w/2.0)))
    y = int(max(0, min(chip_h - h, cy - h/2.0)))
    result.append([bid, x, y, w, h])
return result

```

Textual Loss:

You should evaluate the floorplanning algorithm generated by the model.

****User Query**.**

The desired goal is: HPWL is 46000, area is 1200000.

Below is an algorithm for floor planning which has some errors, please analyze the reasons for the errors and give modifications to make the code work properly and optimize HPWL and Area to the maximum.

****Error**:**Existence block exists overlap!

****Do NOT generate a response to the query. be concise.****

Textual Gradient:

Here are several targeted ways to sharpen the current routine so that you eliminate “existence block overlap” failures and drive HPWL/area toward the targets:

1) Replace the Circle - Proxy Repulsion with True Rectangular Separation

Problem: Using $r = \max(w, h)/2$ treats blocks as circles, so slender rectangles can still interpenetrate without triggering a force.

Fix: At each iteration compute the axis - aligned overlap in X and Y:

$$ox = \max(0, (w_1/2 + w_2/2) - |dx|),$$

$$oy = \max(0, (h_1/2 + h_2/2) - |dy|).$$

Only when both $ox > 0$ and $oy > 0$ is there an overlap. Then apply a separation force proportional to (ox, oy) along the appropriate axes (using $\text{sign}(dx)$, $\text{sign}(dy)$).

Benefit: Guarantees that any genuine rectangle overlap generates a restoring force, closing the gap between purely physical modeling and floorplan constraints.

Example (Part 3)

(Continued from Part 2)

2) Integrate Hard Legalization in the Loop Instead of Post - Clipping

Problem: You simply clip centers to $[0, \text{chip_w}] \times [0, \text{chip_h}]$ at each step (and at the end), but that can slice modules into one another or push them outside.

Fix: After each FD update, run a lightweight BL “nudge” pass: sort modules by increasing y (then x) and for each block, if it overlaps any settled block or violates boundary, push it just enough in $+x$ or $+y$ until the violation is resolved.

Benefit: Keeps the layout overlap - free throughout the FD process, preventing wild oscillations or cumulative illegal placements.

3) Add an Overlap - Penalty to Your Objective (for Simulated Annealing or Hybrid)

Problem: Pure FD doesn’ t directly minimize HPWL or area constraints; it only balances springs/repulsions.

Fix: Define a soft - penalty = $K \times (\text{total overlapped area})$; add it to your “energy” and gradually increase K so the optimizer is forced to de - overlap. Optionally embed small random swaps + acceptance criteria (SA - style) every N iterations.

Benefit: The floorplanner now has an explicit driving force to squeeze out overlaps while chasing lower HPWL.

4) Dynamically Schedule dt , β , and Anneal Spring Strength

Problem: Fixed time - step and weights mean you either under - relax (never resolve overlaps) or overshoot (bouncing blocks).

Fix: Start with larger β (strong repulsion) and dt , then exponentially decay both over the 300 iters. Cool α (nets) more slowly so connectivity remains a gentle pull as the layout “freezes.”

Benefit: Early rapid de - overlapping, later fine - tuning of net - length—all without manual tinkering.

5) Improve Initial Packing to Reduce Subsequent Overlap Pressure

Problem: A naive next - fit BL can leave large holes and force modules into deep overlap battles later.

Fix: Use Best - Fit - Decreasing or a simple packing heuristic like largest - area - first with skyline or Guillotine cuts—so your FD starts from a more compact, less fragmentary layout.

Benefit: Lowers initial overlaps and HPWL, speeding convergence and improving final area utilization.

By weaving true axis - aligned repulsion, inline legalization, overlap penalties, adaptive scheduling, and a stronger init - pack, you’ ll eradicate “existence block overlap” pathologies and move steadily toward the HPWL=46000, area=1.2M targets.

1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619

Example (Part 4)

(Continued from Part 3)

Textual Update:

Given a text variable and its text gradient (modification suggestion), please optimize the algorithm and code in combination with the gradient.

****Gradient**** Here are several targeted ways to sharpen the current routine so that you eliminate “existence block overlap” failures and drive HPWL/area toward the targets:

1) Replace the Circle - Proxy Repulsion with True Rectangular Separation

Problem: Using $r = \max(w, h)/2$ treats blocks as circles, so slender rectangles can still interpenetrate without triggering a force.

Fix: At each iteration compute the axis - aligned overlap in X and Y:

$$ox = \max(0, (w_1/2 + w_2/2) - |dx|),$$

$$oy = \max(0, (h_1/2 + h_2/2) - |dy|).$$

Only when both $ox > 0$ and $oy > 0$ is there an overlap. Then apply a separation force proportional to (ox, oy) along the appropriate axes (using $\text{sign}(dx)$, $\text{sign}(dy)$).

Benefit: Guarantees that any genuine rectangle overlap generates a restoring force, closing the gap between purely physical modeling and floorplan constraints.

2) Integrate Hard Legalization in the Loop Instead of Post - Clipping

Problem: You simply clip centers to $[0, \text{chip_w}] \times [0, \text{chip_h}]$ at each step (and at the end), but that can slice modules into one another or push them outside.

Fix: After each FD update, run a lightweight BL “nudge” pass: sort modules by increasing y (then x) and for each block, if it overlaps any settled block or violates boundary, push it just enough in +x or +y until the violation is resolved.

Benefit: Keeps the layout overlap - free throughout the FD process, preventing wild oscillations or cumulative illegal placements.

3) Add an Overlap - Penalty to Your Objective (for Simulated Annealing or Hybrid)

Problem: Pure FD doesn’ t directly minimize HPWL or area constraints; it only balances springs/repulsions.

Fix: Define a soft - penalty = $K \times (\text{total overlapped area})$; add it to your “energy” and gradually increase K so the optimizer is forced to de - overlap. Optionally embed small random swaps + acceptance criteria (SA - style) every N iterations.

Benefit: The floorplanner now has an explicit driving force to squeeze out overlaps while chasing lower HPWL.

4) Dynamically Schedule dt, β , and Anneal Spring Strength

Problem: Fixed time - step and weights mean you either under - relax (never resolve overlaps) or overshoot (bouncing blocks).

Fix: Start with larger β (strong repulsion) and dt, then exponentially decay both over the 300 iters. Cool α (nets) more slowly so connectivity remains a gentle pull as the layout “freezes.”

Benefit: Early rapid de - overlapping, later fine - tuning of net - length—all without manual tinkering.

Example (Part 5)

(Continued from Part 4)

By weaving true axis - aligned repulsion, inline legalization, overlap penalties, adaptive scheduling, and a stronger init - pack, you'll eradicate "existence block overlap" pathologies and move steadily toward the HPWL=46000, area=1.2M targets.

****The Algorithm and Code****

****Other Information****First, describe your new algorithm and main steps in one sentence. The description must be inside a brace {}. After the brace containing the description, provide ***only*** the Python code implementation. The code block must be between <FLOORPLANCODESTART> and <FLOORPLANCODEEND> and contain any necessary `import` statements starting directly, followed by the function definition `def floorplan(...)` . The function implementation must contain only valid Python code. Do not include the algorithm description or any other explanatory text within the code block itself.

The function Please design a floorplanning function to select the optimal position for each block and complete the floorplan for VLSI aiming to minimize HPWL and area. should accept 3 input(s): 'blocks', 'max_chip_size', 'nets'. The function should return 1 output(s): 'placements'.

Input:

- blocks: A list of blocks. Blocks are represented as a list [[block_id1, initial_x, initial_y, width, height], [block_id2, initial_x, initial_y, width, height], ...], [list(b) for b in blocks]. All values are integers. initial_x and initial_y might be placeholders (e.g., 0) if no initial placement is given.

- max_chip_size: A list representing the chip's maximum boundary dimensions [max_width, max_height]. Both values are integers.

- nets: A list of nets. Each net is a list containing the block_ids connected by that net.

Output:

- placements: A list of blocks, where each list represents the final placement of a block in the format [[block_id1, final_x, final_y, width, height], [block_id2, final_x, final_y, width, height], ...], [list(b) for b in blocks]. All values must be integers. The list should contain placements for all input blocks.

Constraints and Objectives:

1. No Overlap: Placed blocks must not overlap each other. The overlap area between any two distinct blocks must be zero.

2. Boundary Adherence: All placed blocks must be entirely within the chip maximum boundaries defined by chip_size (i.e., $0 \leq x < \text{chip_width}$ and $0 \leq y < \text{chip_height}$ for the bottom-left corner, and $x + \text{width} \leq \text{chip_width}$ and $y + \text{height} \leq \text{chip_height}$ for the top-right corner).

3. Minimize HPWL: The primary objective is to minimize the total Half-Perimeter Wire Length (HPWL) calculated based on the final placement and the provided nets.

4. Minimize area: The main goal is to minimize the area occupied by the final layouts of blocks with the formula $\text{area} = (\max(\text{blocks}(x)) - \min(\text{blocks}(x))) * (\max(\text{blocks}(y)) - \min(\text{blocks}(y)))$.

Do not give any additional explanations outside the initial description brace and the final code block.

Example (Part 6)

(Continued from Part 5)

Textual Gradient-Guided Repair Algorithm:

A hybrid force-directed and legalization-based floorplanning algorithm with true rectangular repulsion, inline bottom-left legalization, adaptive scheduling, overlap penalties, and a best-fit-decreasing initial pack.

Textual Gradient-Guided Repair Code:

```

import math
def floorplan(blocks, max_chip_size, nets):
    chip_w, chip_h = max_chip_size
    # 1) Initial best-fit-decreasing guillotine packing
    free_rects = [(0, 0, chip_w, chip_h)]
    placements = {}
    for bid, _, w, h in sorted(blocks, key=lambda b: -(b[3]*b[4])):
        best_rect = None
        best_waste = float('inf')
        for rect in free_rects:
            fx, fy, fw, fh = rect
            if w <= fw and h <= fh:
                waste = fw*fh - w*h
                if waste < best_waste:
                    best_waste = waste
                    best_rect = rect
        if best_rect:
            fx, fy, fw, fh = best_rect
            free_rects.remove(best_rect)
            x, y = fx, fy
            right = (fx + w, fy, fw - w, h)
            top = (fx, fy + h, fw, fh - h)
            if right[2] > 0 and right[3] > 0: free_rects.append(right)
            if top[2] > 0 and top[3] > 0: free_rects.append(top)
        else:
            x, y = 0, 0
            placements[bid] = [x, y, w, h]
    # 2) Initialize centers
    centers = {bid: [x + w/2.0, y + h/2.0]
               for bid, (x, y, w, h) in placements.items()}
    # 3) Force-directed with adaptive scheduling and overlap penalty
    max_iter = 300
    alpha0, beta0, gamma, dt0, K0 = 0.2, 5000.0, 100.0, 0.02, 1000.0
    for t in range(max_iter):
        tau = t / float(max_iter - 1) if max_iter > 1 else 1.0
        alpha = alpha0
        beta = beta0 * (1 - tau)
        dt = dt0 * (1 - tau)
        K = K0 * tau
        # zero forces
        forces = {bid: [0.0, 0.0] for bid in placements}
        # attractive forces (nets)
        for net in nets:
            pts = [centers[bid] for bid in net if bid in centers]
            if len(pts) < 2: continue
            cx = sum(p[0] for p in pts) / len(pts)
            cy = sum(p[1] for p in pts) / len(pts)
            for bid in net:
                if bid in centers:

```

Example (Part 7)

(Continued from Part 6)

```

1787     dx = cx - centers[bid][0]
1788     dy = cy - centers[bid][1]
1789     forces[bid][0] += alpha * dx
1790     forces[bid][1] += alpha * dy
1791 # true rectangular repulsion + overlap penalty
1792 bids = list(centers.keys())
1793 for i in range(len(bids)):
1794     bi = bids[i]
1795     xi, yi = centers[bi]
1796     wi, hi = placements[bi][2], placements[bi][3]
1797     for j in range(i+1, len(bids)):
1798         bj = bids[j]
1799         xj, yj = centers[bj]
1800         wj, hj = placements[bj][2], placements[bj][3]
1801         dx, dy = xi - xj, yi - yj
1802         rx = 0.5*(wi + wj)
1803         ry = 0.5*(hi + hj)
1804         ox = max(0, rx - abs(dx))
1805         oy = max(0, ry - abs(dy))
1806         if ox > 0 and oy > 0:
1807             sx = 1 if dx >= 0 else -1
1808             sy = 1 if dy >= 0 else -1
1809             fx = (beta * ox + K * ox) * sx
1810             fy = (beta * oy + K * oy) * sy
1811             forces[bi][0] += fx
1812             forces[bi][1] += fy
1813             forces[bj][0] -= fx
1814             forces[bj][1] -= fy
1815 # boundary forces
1816 for bid in centers:
1817     x, y = centers[bid]
1818     w, h = placements[bid][2], placements[bid][3]
1819     if x - w/2.0 < 0:
1820         forces[bid][0] += gamma * ((w/2.0) - x)
1821     if x + w/2.0 > chip_w:
1822         forces[bid][0] -= gamma * (x + w/2.0 - chip_w)
1823     if y - h/2.0 < 0:
1824         forces[bid][1] += gamma * ((h/2.0) - y)
1825     if y + h/2.0 > chip_h:
1826         forces[bid][1] -= gamma * (y + h/2.0 - chip_h)
1827 # update centers
1828 for bid in centers:
1829     centers[bid][0] += dt * forces[bid][0]
1830     centers[bid][1] += dt * forces[bid][1]
1831     w, h = placements[bid][2], placements[bid][3]
1832     cx = max(w/2.0, min(centers[bid][0], chip_w - w/2.0))
1833     cy = max(h/2.0, min(centers[bid][1], chip_h - h/2.0))
1834     centers[bid] = [cx, cy]
1835 # 4) Inline BL legalization (nudge)
1836 bl = {}
1837 for bid in centers:
1838     bl[bid] = [centers[bid][0] - placements[bid][2]/2.0,
1839               centers[bid][1] - placements[bid][3]/2.0]
1840 order = sorted(bl.keys(), key=lambda b: (bl[b][1], bl[b][0]))
1841 settled = []
1842 for bid in order:
1843     w, h = placements[bid][2], placements[bid][3]
1844     x, y = bl[bid]
1845     changed = True
1846     while changed:

```

Example (Part 8)*(Continued from Part 7)*

```

1842 while changed:
1843     changed = False
1844     for obid, ox, oy, ow, oh in settled:
1845         oxp = min(x+w, ox+ow) - max(x, ox)
1846         oyp = min(y+h, oy+oh) - max(y, oy)
1847         if oxp > 0 and oyp > 0:
1848             if x + w + oxp <= chip_w:
1849                 x += oxp
1850             else:
1851                 y += oyp
1852                 changed = True
1853                 break
1854     x = max(0, min(x, chip_w - w))
1855     y = max(0, min(y, chip_h - h))
1856     bl[obid] = [x, y]
1857     centers[obid] = [x + w/2.0, y + h/2.0]
1858     settled.append((obid, x, y, w, h))
1859 # 5) Finalize integer bottom-left comers
1860 result = []
1861 for bid, _, _, _ in blocks:
1862     w, h = placements[bid][2], placements[bid][3]
1863     x = centers[bid][0] - w/2.0
1864     y = centers[bid][1] - h/2.0
1865     result.append([bid, int(round(x)), int(round(y)), w, h])
1866 return result

```

1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889

A.8 FLOORPLANS VISUALIZATION




Figure 17: Some Floorplans Visualization examples.