ANALOGXPERT: AUTOMATING ANALOG TOPOLOGY SYNTHESIS BY INCORPORATING CIRCUIT DESIGN EX PERTISE INTO LARGE LANGUAGE MODELS

Anonymous authors

Paper under double-blind review

ABSTRACT

Analog circuits are crucial in modern electronic systems, and automating their design has attracted significant research interest. One of major challenges is topology synthesis, which determines circuit components and their connections. Recent studies explore large language models (LLM) for topology synthesis. However, the scenarios addressed by these studies do not align well with practical applications. Specifically, existing work uses vague design requirements as input and outputs an ideal model, but detailed structural requirements and device-level models are more practical. Moreover, current approaches either formulate topology synthesis as graph generation or Python code generation, whereas practical topology design is a complex process that demands extensive design knowledge. In this work, we propose AnalogXpert, a LLM-based agent aiming at solving practical topology synthesis problem by incorporating circuit design expertise into LLMs. First, we represent analog topology as SPICE code and introduce a subcircuit library to reduce the design space, in the same manner as experienced designers. Second, we decompose the problem into two sub-task (i.e., block selection and block connection) through the use of CoT and in-context learning techniques, to mimic the practical design process. Third, we introduce a proofreading strategy that allows LLMs to incrementally correct the errors in the initial design, akin to human designers who iteratively check and adjust the initial topology design to ensure accuracy. Finally, we construct a high-quality benchmark containing both real data (30) and synthetic data (2k). AnalogXpert achieves 40% and 23% success rates on the synthetic dataset and real dataset respectively, which is markedly better than those of GPT-40 (3% on both the synthetic dataset and the real dataset).

034

006

008 009 010

011

013

014

015

016

017

018

019

021

023

025

026

027

028

029

031

032

1 INTRODUCTION

036

Analog circuits form the backbone of many modern electronic systems, playing a crucial role in processing continuous signals to achieve a variety of tasks in the devices that permeate our everyday lives. The significance of analog circuits lies in their ability to excel in situations where information 040 must be captured and processed directly from natural sources, such as sound Zhu & Feng (2024), 041 light Muramatsu et al. (2003), temperature Wang et al. (2013), or pressure Wang et al. (2017). 042 Analog circuit design usually can be divided into three stages: (1) Topology synthesis. Zhao & 043 Zhang (b) Topology synthesis determines the whole analog circuit topology. This stage will select 044 the basic devices (e.g. transistors, capacitors, resistors) and give the connection relationship among these basic devices. (2) Circuit Sizing. Xiaohan Gao (2024); Wang et al. (2020); Chen et al. (2022); Cao et al. (2022) The selected basic devices need to be applied with the appropriate parameters in 046 order to maximize the circuit performance for a given topology. (3) Layout synthesis. Chen et al.; 047 Zhang et al. (2024; 2023); Dhar et al. This stage performs the placement and routing for an analog 048 circuit to generate the final layout. 049

Analog topology synthesis is the foundation of the entire circuit design and determines the performance of the circuit. Given the importance of analog topology synthesis, some research has emerged and focused on the automation of it. Early work explores utilize graph neural networks (GNN) and reinforcement learning (RL) (Zhao & Zhang, b;c; Dong et al.) for topology synthesis. Recently, as large language models (LLMs) have shown impressive capabilities across various fields, there has

Table 1: Comparison of AnalogXpert and related works. AnalogXpert leverages a prompt-based LLM agent to generate the analog circuit topology. With the subcircuit library-based design space reduction method, AnalogXpert can reach the design target more easily. The final benchmark for AnalogXpert includes both real-world analog cases and synthetic datasets which makes the result more convincing.

Method	Design Space Reduction Method ¹	Benchmark Type	Primary Methodology
CKTGNN Dong et al.	Ideal Model	synthetic	Graph Neural Network
RLATS Zhao & Zhang (b)	Subcircuit Library	real	Policy Gradient Neural Network
LADAC Liu et al. (a)	None	real	Prompt-based LLM
LaMAGIC Chang et al.	Ideal Model	synthetic	SFT-based LLM
Artisan Zihao Chen (2024)	Ideal Model	real	SFT-based LLM
AnalogCoder Lai et al. (a)	None	real	Prompt-based LLM
AnalogXpert	Subcircuit Library	real+synthetic	Prompt-based LLM

¹ Method to simplify the analog circuits design task.

066 067

068 been increased interest in leveraging them for topology synthesis tasks (Wei et al., 2023; Chen et al., 069 2024; Yao et al., 2023; Renze & Guven, 2024; Xu et al., 2024). Although significant progress has been made, the problem of topology synthesis remains largely unresolved. One issue is that their focused scenarios are not aligned closely with practical applications. Specifically, they take vague 071 design specifications as input, e.g., 'cascode current mirror'. Instead, more precise structure design 072 requirements, like the number of stages and the need for compensation, are more practical and bene-073 ficial in real applications. Additionally, most approaches focus on ideal models, which fails to cover 074 the entire legalized design space and cannot be directly converted into the final topology. Another 075 issue is that previous studies either treat the topology synthesis purely as graph generation (Chang 076 et al.) or python code generation (Lai et al., a). However, in practice, topology synthesis is a complex 077 process requiring extensive circuit design experience and domain-specific knowledge.

In this work, we introduce AnalogXpert, designed to address more practical analog topology synthesis problem while utilizing circuit design expertise for optimal performance. As shown in Figure 1, AnalogXpert takes detailed structure design requirements as input and output a real circuit topology design (rather than ideal models), which is represented as *SPICE code*. The intuition behind is that the SPICE code is widely used in practical design scenarios and exists on the internet which is very likely to have been seen in the pre-training of LLMs. Therefore, formulating analog topology as SPICE code not only matches the practical scenarios but also facilitates understanding by LLMs.

Based on the above formulation, AnalogXpert presents a LLM-based agent for topology synthesis 086 by incorporating circuit design expertise into LLMs (see Figure 2). First, a well-designed subcircuit 087 library is proposed to reduce the design space and improve the generation success rate. With the 880 customized text-format subcircuit library, AnalogXpert can generate the final topology from the 089 subcircuit level rather than the device level which not only aligns with human design practices but also greatly reduces the length of the model output. Second, the design task decomposition is 091 performed to make the design more logical and easy to check for errors. AnalogXpert leverages the 092 CoT to prompt LLMs to generate topology step by step. Specifically, the design task is decomposed 093 into block selection and block connection just as humans do in practical design scenarios. Third, analog designers usually need to check the block types and connection relationships after they finish 094 the circuit design. This approach greatly improves the accuracy of analog topology generation. 095 AnalogXpert also takes this into account and proposes a proofreading strategy to check the generated 096 analog topologies and give revision messages back to LLMs for iterative refinement.

Since the task formulation of AnalogXpert is very different from previous works, we construct a new benchmark including both real data (30) and synthetic data (2k). Previous studies only have one type of data, either real data or synthetic data. Meanwhile, the number of real data is very limited (\leq 5), except for the AnalogCoder Lai et al. (a) (24). Validated on the proposed benchmark, AnalogXpert achieves 40% and 23% success rates in the synthetic dataset and real dataset respectively, which is much better than the GPT-40 (3% in the synthetic dataset, 3% in the real dataset). The experimental results demonstrate the effectiveness and robustness of the AnalogXpert.

105 The main contributions of this paper can be summarized as: (1) We focus on a more practical topol-106 ogy synthesis problem. We formulate it as a SPICE code generation problem and introduce a design 107 space reduction method based on an extensible subcircuit library. (2) We propose a CoT-based LLM 108 agent to imitate the human design process, decomposing topology synthesis tasks into subcircuit



Figure 1: AnalogXpert formulates the topology synthesis task as SPCIE code generation.

block selection and connection graph construction. (3) We propose a proofreading strategy based on the human experience, which makes LLMs revise the generated topology iteratively, to further improve the design ability of LLM agents. With several rounds of self-refinement, LLM agents can avoid some basic mistakes and improve the design success rate. (4) We also propose a holistic benchmark to completely validate the design ability of AnalogXpert. The proposed benchmark consists of 30 real-world analog design tasks and 2k synthetic data.

2 RELATED WORK

2.1 ANALOG TOPOLOGY SYNTHESIS AUTOMATION

Analog topology synthesis is the most challenging step in the analog design flow and thus has attracted extensive research interest. Before the introduction of LLMs, some research has al-ready attempted to automate analog topology synthesis with versatile AI methods. For example, RLATS Zhao & Zhang (b;c) leverages reinforcement learning(RL) to build up the analog circuit step by step. RLATS establishes a subcircuit library to simplify the topology synthesis problem so that the RL agent is able to handle it. However, the design diversity of analog circuits makes it difficult to transfer RL agents between different circuit types. CKTGNN Dong et al. builds up a 10k dataset to train a graph neural network which achieves an impressive performance. The drawback is that CKTGNN leverages the ideal model to reduce the design space. The ideal model can not represent the entire legalized design space and can not be directly converted to the final topology. With the introduction of LLM, more research works on the automation of topology synthesis have emerged. LADAC Liu et al. (a) and Artisan Zihao Chen (2024) leverage prompting and supervised fine-tuning(SFT) to enhance the analog design ability of LLM, respectively. However, they only validate the proposed framework on a few (≤ 5) real analog cases. This is not enough to demonstrate that LLM has adequate analog circuit design capabilities. LaMAGIC Chang et al. build up a 120k synthetic dataset to support the SFT of LLM, but its design tasks are simpler than the actual analog design tasks. LaMAGIC actually focuses on a kind of radio frequency circuit with limited basic devices (≤ 6) including a capacitor(2 terminals), inductor(2 terminals), and switch(2 terminals). Analog usually is made up of tens of basic devices $(0 \sim 50)$, such as transistors (4 terminals), capac-itors (2 terminals), and resistors (2 terminals). AnalogCoderLai et al. (a) leverages a prompt-based LLM to generate the analog topology and validate the framework on some real data. The disadvan-tage is that user requirements are very ambitious and can be handled directly by existing LLM agents



Figure 2: AnalogXpert takes versatile design requirements of analog circuit structures as input, such as stage number, input signal type, feedback type and so on. AnalogXpert performs the topology 181 synthesis based on given subcircuit blocks that are SPICE code format for easy use by LLM agents. 182 The proposed CoT first selects the subcircuit blocks and then determines block connection relation-183 ships. Meanwhile, a corresponding design example are provided for the in-context learning. After obtain the initial results, the circuit design will be verified by a proofreading checker in terms of 185 block types and block connections. If there is an error in the circuit design then a revised message will be generated by the checker. The revised message as well as the previous generation history are 187 given to the LLM agents and the next result will be generated. 188

in most cases. In real-world scenarios, designers would like to give more detailed design conditions. 192 Therefore, we propose AnalogXpert to process concrete conditions and validate the framework on both real data and synthetic data which is a more comprehensive demonstration of LLM's analog design capabilities

- 2.2 LARGE LANGUAGE MODELS
- 198 199

189 190 191

193

194

195 196 197

200 Large language models with pre-trained parameters such as GPT, LLaMa Dubey et al. (2024); Tou-201 vron et al. (2023), Claude, have demonstrated terrific ability in versatile tasks. Recent research on prompting has further enhanced the LLM ability. For example, Chain-of-Thought(CoT) Wei et al. 202 (2023) is a technique that encourages language models to generate intermediate reasoning steps in 203 a step-by-step manner, rather than directly providing the final answer. This method improves the 204 model's ability to solve complex tasks by making its reasoning process more transparent and struc-205 tured. Tree-of-Thought(ToT) Yao et al. (2023) is a famous ToT evolution of CoT, which allows 206 multiple possible solutions or reasoning paths to be explored simultaneously. This approach helps 207 improve decision-making in complex tasks by evaluating different branches of thought before con-208 verging on a final answer. Some other researches focus on In-context learning Dong et al. (2024) 209 which involves giving a language model examples of tasks or instructions within the same prompt 210 to improve the final performance. In addition to pre-generation promptings, post-generation feed-211 back is equally important. Some feedback techniques such as self-reflection Renze & Guven (2024); 212 Madaan et al. (2023), can also improve the LLM performance. These techniques provide the foun-213 dation for constructing agents with practical functions, such as gene-editing Huang et al., math Ahn et al. (2024), and chip designs Liu et al. (b); Blocklove et al.; Lai et al. (b); He et al.. Based on these 214 techniques, we introduce the circuit design expertise, which allows LLM to really deal with analog 215 topology synthesis problem.

²¹⁶ 3 METHOD

217 218

231

232

Method Overview. In this section, we elaborate on the detailed methods of AnalogXpert (as Fig-219 ure 2 shows), an efficient training-free analog design agent incorporating human design expertise. 220 AnalogXpert introduces a brand new task formulation of conditional analog topology synthesis 221 which can further demonstrate the design ability of LLM agents (Section 3.1). Leveraging a well-222 designed subcircuit library, AnalogXpert constructs a novel and effective analog circuit representation which greatly helps LLM agents design analog circuits concisely (Section 3.2). A domain-224 specific prompting design flow based on CoT is proposed and further enhanced by the in-context learning (Section 3.3). Although the methods mentioned above can improve the design capability of 225 LLM agents, the single-round generation mode still struggles to handle complex tasks. Therefore, 226 AnalogXpert further introduces human experience-based proofreading to help LLM agents gradu-227 ally correct the mistakes and finally generate the correct topology in several rounds (Section 3.4). 228 With the cooperation of these techniques, AnalogXpert has a decent performance in the conditional 229 analog topology synthesis tasks. 230

3.1 PROBLEM FORMULATION

We propose a brand new formulation of analog topology synthesis as Equation 1 shows. We formulates the topology synthesis as a real-world SPICE code generation problem. The devices $\{D_i\}$ and there connection relationships $\{\sum_{n=1}^{N} N_j(D_i, T_k)_n\}$ are represented directly in the real world SPICE code. Our formulation is very different from ideal model Dong et al.; Chang et al.; Zihao Chen (2024) and Python code-based formulation Lai et al. (a). For ideal model formulations, they have different types of basic devices $\{D_i\}$ and smaller N indicates less connection relationships. For Python code-based formulation, the $\{D_i\}$ and $\{\sum_{n=1}^{N} N_j(D_i, T_k)_n\}$ are represented in Python code which requires an extra step to convert to real SPICE code.

$$\{D_i\}, \{\sum_{n=1}^N N_j(D_i, T_k)_n\} = F\{Ckt, \sum_{n=1}^N Struc_n\}$$
(1)

Apart from the format, the main difference between AnalogXpert and previous work lies in the 246 input conditions. Previous work takes design specifications $\sum_{n=1}^{N} Spec_n$ as input to generate 247 the final circuit topology. There are two disadvantages of previous method: (1)The input condi-248 tion $(\sum_{n=1}^{N} Spec_n)$ is ambiguous. A series of required design specifications can be satisfied with 249 many different topologies. At the same time, one topology may also satisfy different specifications. 250 (2) The input condition $(\sum_{n=1}^{N} Spec_n)$ includes complex mathematical calculations. The relation-251 ship between the analog topology and design specifications is often described by some complex 252 mathematical equations which is difficult and inappropriate for LLM agents to deal with. There-253 fore, AnalogXpert leverages some structure requirements $\sum_{n=1}^{N} Struc_n$ to instead the specifications 254 $\sum_{n=1}^{N} Spec_n$. Structure requirements directly describe the characteristics of the analog topology 255 which are more concrete than the specifications. Meanwhile, structure requirements have success-256 fully separated the complex mathematical calculations from the generation tasks. Such formulation 257 turns the analog topology synthesis problem into a pure sequence-to-sequence problem which is 258 more appropriate for LLM agents.

259 260

3.2 ANALOG CIRCUIT REPRESENTATION

The conventional SPICE code is built up from devices, such an approach leads to a flexible but complex generation task which is hard for LLM agents to deal with. In the real analog design process, the analog designers often use the subcircuits instead of the devices. Inspired by this, we propose a novel subciruit-level SPICE code representation that is built up from subcircuits. For example (as Figure 3 shows), devices01-03 belongs to the same subcircuit01 and thus can be simplified to one line. The details of our subcircuit library are shown at the bottom of Figure 3, including one-signal path blocks, two-signal path blocks, capacitors, and resistors. Figure 3 only shows some important part of the library, the complete subcircuit library is detailed in Appendix A.2. It is important to note that the subcircuit library is summarized from analog design experience and can be extended easily. To summarize a high-quality subcircuit library, we basically refer to subcircuit libraries from related studies Meissner & Hedrich; Zhao & Zhang (a;b) in electronic design automation(EDA) fields.
Moreover, we refer to some analog circuit design books Razavi to make minor modifications of the subcircuit library aiming to be more practical.



Figure 3: We propose the subcircuit-level SPICE code representation for analog topology. This subcircuit library can be easily extended to support versatile application scenarios.

3.3 DESIGN TASK DECOMPOSITION

297 AnalogXpert mainly leverages CoT and in-context learning. The CoT has two major steps: (1) 298 **Block Selection.** Based on the previous subcircuit library, the analog topology synthesis task can be 299 performed like the human design process. In this step, LLM agents select the appropriate subcircuits from the library according to the design requirements. (2) Block Connection. With the selected 300 subcircuits, LLM agents then determine the connection relationships and generate the final analog 301 topology. For in-context learning, AnalogXpert selects some design task examples as prompts. The 302 principle of selection is the similarity of design requirements. For a given design requirement, 303 AnalogXpert will give the most similar design task as an example. With the CoT and in-context 304 learning, the basic generation functions can be achieved.

305 306 307

293

295

296

3.4 HUMAN EXPERIENCE-BASED PROOFREADING

308 During the generation of analog circuit topology, we actually expect the LLM agent to follow some 309 design rules. A straightforward idea is that we summarize these rules as text and then use them as prompts. However, when dealing with a series of rules, the prompt gets longer and longer, and it 310 becomes difficult for an LLM agent to fully understand these rules and follow them strictly. There-311 fore, we propose human experience-based proofreading to get LLM agents out of this dilemma. The 312 basic idea of proofreading is depicted in Figure 4. In practice, the initial netlist does not provide 313 enough information for the rule-based checker. We annotate these netlists with the terminal types 314 including current output (I/O), current input (I/I), and voltage (V). In this way, the previous sub-315 circuit library can be summarized into 10 types, making the error-checking process simpler (shown 316 as the right-top part of Figure 4). After the annotation, a proofreading checker will detect the cor-317 responding errors, which are mainly categorized into block selection errors and block connection 318 errors. For the accuracy of checking, the proofreading checker is implemented with deterministic 319 programs rather than LLM agents. The detected errors as well as the violated rules make up the 320 final refinement prompt. The LLM agents take the refinement prompt to generate the refined ana-321 log topology. AnalogXpert will repeat this process until the design meets the design requirements or reaches the maximum iterations. It is worth noting that not only the current refinement tips are 322 provided, but also the generation and refinement history in order to avoid making similar mistakes 323 as much as possible.



Figure 4: Human experience-based proofreading encodes the experience rules in an external checker. With the assisted information provided by annotation, the external checker can detect the circuit design errors and provide the refinement prompt.

4 EXPERIMENTS

346 347

340

341

342

343 344 345

348 **Baseline.** We compare AnalogXpert with pure GPT-3.5 and GPT-40, which are advanced models 349 with strong code generation ability and rich cross-disciplinary knowledge. For other work related to 350 topology synthesis, as they handle different problems with us, the comparison with them is infeasible 351 and thus is excluded. Specifically, AnalogXpert tackles concrete structure design requirement while 352 most related work explores ambiguous design specifications (Dong et al.; Zhao & Zhang, b; Liu 353 et al., a; Chang et al.; Zihao Chen, 2024; Lai et al., a). Besides, AnalogXpert directly works on real-world device-level model and SPICE code while the related work focuses on ideal model (Dong 354 et al.; Chang et al.; Zihao Chen, 2024) and Python code-based format (Lai et al., a). If these methods 355 are used for our tasks, the results will be close to pure LLMs (e.g. GPT-40, GPT-3.5) performance 356 (as listed in Table 2) due to the different task formulation. 357

358 **Benchmark.** We construct two benchmarks for the final evaluation, including a real data benchmark and a synthetic data benchmark. The real data benchmark is collected from a commercial tool named 359 AnalogDesignToolbox Anonymous. There are approximately 60 different analog design topologies, 360 and we select the most representative 30 analog topologies as the real data benchmark. The synthetic 361 data benchmark is built by a random generation Python code leveraging the subcircuit library. Each 362 synthetic data consists of four parts, the stage number, the input blocks, other given blocks, and 363 the maximum number of blocks. The generation task on synthetic data is selecting some subcircuit 364 blocks based on the input blocks and other given blocks to form the final circuit design. The total number of used blocks should be less than the maximum number of blocks. The stage is set from 366 one to three, the input blocks and other blocks are randomly selected from the proposed subcircuit 367 library, and the maximum number of blocks is randomly selected from a range related to the stage 368 number(e.g. for one stage the range is 2-5). Finally, we generate 2k synthetic data with totally 369 different structure design requirements.

370 Metrics. The metric of AnalogXpert is whether the LLM agent can generate the correct analog 371 topology for the given design requirements in one trial. For real data, the correctness can only 372 be determined if all blocks and connections exactly match the design requirements. Such strict 373 correctness requires humans to check the analog topology results directly. For synthetic data, the 374 block selection and connection have some basic rules to follow. If a generated circuit topology 375 does not violate these rules, it will be determined as correct. Such correctness can be checked by an automatic program. Tested on a certain number of cases, the correct ratio can be obtained. 376 The correct ratio can directly reflect the ability of the LLM agent to generate the required analog 377 topology.

Table 2: Main results. Four different methods are validated, including the pure GPT-3.5 Turbo, GPT-3.5
 Turbo with our proposed methods(GPT-3.5Turbo+Ours), the pure GPT-40, and the AnalogXpert implemented on the GPT-40.

Model	GPT	-3.5Turbo	GPT-3.57	GPT-3.5Turbo+Ours		GPT-40		AnalogXpert	
TaskId	statistic	correct ratio	statistic	correct ratio	statistic	correct ratio	statistic	correct ratio	
			Sy	nthetic Data					
Task1 (one stage)	1/10	10%	5/20	25%	2/10	20%	16/20	80%	
Task2 (two stage)	0/15	0%	41/125	33%	1/15	13%	53/125	42%	
Task3 (three stage)	0/20	0%	156/625	25%	0/20	0%	221/625	35%	
Task4 (one stage one component)	0/20	0%	60/150	40%	0/20	0%	86/150	57%	
Task5 (two stage one component)	0/20	0%	234/750	31%	0/20	0%	327/750	44%	
Task6 (three stage one component)	0/15	0%	66/330	20%	0/15	0%	98/330	30%	
Average	1/100	1%	562/2000	28%	3/100	3%	801/2000	40%	
				Real Data					
Real Task	1/30	3%	0/30	0%	1/30	3%	7/30	23%	



Method TaskId	WoT CoT&In context statistic correct ratio		WoT Proofreading statistic correct ratio		AnalogXpert(1R) statistic correct ratio		AnalogXpert(5R) statistic correct ratio		AnalogXpert(10R) statistic correct ratio	
Task1 (one stage)	7/20	35%	4/20	20%	7/20	35%	15/20	75%	16/20	80%
Task2 (two stage)	31/125	25%	6/125	5%	10/125	8%	39/125	31%	53/125	42%
Task3 (three stage)	162/625	26%	29/625	5%	48/625	8%	122/625	0%	221/625	35%
Task4 (one stage one component)	68/150	45%	31/150	21%	32/150	21%	66/150	44%	86/150	57%
Task5 (two stage one component)	266/750	35%	64/750	9%	110/750	15%	224/750	30%	327/750	44%
Task6 (three stage one component)	95/330	29%	15/330	5%	19/330	6%	54/330	16%	98/330	30%
Average	629/2000	31%	149/2000	7%	226/2000	11%	520/2000	26%	801/2000	40%

Main Results. In the main experiment, each method conducts seven different tasks including six 408 tasks on synthetic data and one task on the real data. The design requirements of Task 1-3 have 409 different input stage numbers (1-3) without any given blocks. The design requirements of Task 4-6 410 have different input stage numbers (1-3) with an extra given block. The pure GPT-3.5 Turbo and 411 GPT-40 are only tested on one hundred synthetic data because the automatic check program can 412 not be performed without the subcircuit library-based representation. Thus, the results are checked 413 by humans. On synthetic data Pure GPT-40 and pure GPT-3.5 Turbo can only achieve a correct 414 ratio of 3% and 1%, respectively. Such experimental results demonstrate the importance of the pro-415 posed subcircuit library-based representation method. We can also observe that AnalogXpert(40%) 416 outperforms GPT-3.5Turbo+Ours(28%) on synthetic data. This result indicates that the proposed framework needs models with sufficient comprehension to generate the topology more accurately. 417 On real data, only AnalogXpert achieves a 23% correct ratio, other methods have near-zero correct 418 ratios. The failure of GPT-3.5Turbo+Ours on real data is due to poor model comprehension and a 419 significant increase in task difficulty. The experimental results on both benchmarks demonstrate the 420 effectiveness of the proposed AnalogXpert in dealing with complex connection relationships and 421 real-world topology synthesis problems. 422

Ablation Study. We perform the ablation study on each component of AnalogXpert except for the subcircuit library-based representation. Subcircuit library-based representation is the foundation of CoT and proofreading and the framework will become pure GPT-40 without it. The experimental results indicate that CoT & In-context learning has less impact on performance compared to the proofreading strategy. We also conduct the experiments with different proofreading rounds. The experimental results are also consistent with the intuition that the correct ratio increases as the number of proofreading rounds increases, proving the effectiveness of this strategy.

Visulization. Three visualized results of the real data are shown in Figure 5. Each case shows the failed circuit design in the generation process and is then corrected by AnalogXpert itself during the proofreading step. The failure reason in case 1 is the connection error due to the floating current

378

382

396 397



Figure 5: Three real cases with successful circuit diagrams and failed circuit diagrams.

input and output terminal which is not allowed. In real case 2, the AnalogXpert makes a mistake in the selection of subcircuits. the cascode stage should be N-type but AnalogXpert first selects the P-type. Real case3 is a two-stage amplifier, the AnalogXpert connects the input of the second stage to the input of the first stage which destroys the structure of the two stages.

5 CONCLUSION

464 465

457 458 459

460

461

462 463

In this work, we propose AnalogXpert, a powerful analog topology synthesis tool based on trainingfree LLMs. AnalogXpert leverages the subcircuit-based circuit representation, CoT&in-context learning, and human experience-based proofreading to imitate the human design process and improve the design accuracy. Both real data and synthetic data benchmarks are constructed on the structural requirements tasks. The experimental results (40% and 23% correct ratio in real and synthetic data) demonstrate the effectiveness of the AnalogXpert.

472 **Limitation and Future Directions.** Although this work has constructed both a real dataset and a 473 synthetic dataset, the size of the real dataset is still small. A larger real dataset may lead to a brand 474 new prompting method in the analog topology synthesis problem which can achieve a better correct ratio. In the future, AnalogXpert can be used to generate sufficient synthetic data of the analog 475 circuit topologies in the SPICE code format. With high-quality synthetic data, some small models 476 can be fine-tuned to achieve a competitive performance. Having fine-tuned mini-models that can 477 be run locally ensures the security of design data, which is important for commercial circuit design 478 companies. 479

480

- 482
- 483
- 484
- 485

486	REFERENCES
487	0

521

527

532

Janice Ahn, Rishu Verma, Renze Lou, Di Liu, Rui Zhang, and Wenpeng Yin. Large language models
 for mathematical reasoning: Progresses and challenges, 2024. URL https://arxiv.org/
 abs/2402.00157.

- 491 Anonymous. Analogdesigntoolbox. URL https://adt.master-micro.com.
- Jason Blocklove, Siddharth Garg, Ramesh Karri, and Hammond Pearce. Chip-Chat: Challenges and
 Opportunities in Conversational Hardware Design. In 2023 ACM/IEEE 5th Workshop on Machine
 Learning for CAD (MLCAD), pp. 1–6.
- Weidong Cao, Mouhacine Benosman, Xuan Zhang, and Rui Ma. Domain knowledge-infused deep learning for automated analog/radio-frequency circuit parameter optimization. In *Proceedings* of the 59th ACM/IEEE Design Automation Conference, DAC '22, pp. 1015–1020, New York, NY, USA, 2022. Association for Computing Machinery. ISBN 9781450391429. doi: 10.1145/ 3489517.3530501. URL https://doi.org/10.1145/3489517.3530501.
- 502 Chen-Chia Chang, Yikang Shen, Shaoze Fan, Jing Li, Shun Zhang, Ningyuan Cao, Yiran Chen, and Xin Zhang. LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits.
- 505 Chen Chen, Hongyi Wang, Xinyue Song, Feng Liang, Kaikai Wu, and Tao Tao. High-dimensional bayesian optimization for analog integrated circuit sizing based on dropout and gm/id methodol 507 ogy. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 41(11):
 508 4808–4820, 2022. doi: 10.1109/TCAD.2022.3147431.
- Hao Chen, Mingjie Liu, Biying Xu, Keren Zhu, Xiyuan Tang, Shaolan Li, Yibo Lin, Nan Sun, and David Z. Pan. MAGICAL: An Open- Source Fully Automated Analog IC Layout System from Netlist to GDSII. 38(2):19–26. ISSN 2168-2356, 2168-2364.
- Zixiang Chen, Yihe Deng, Huizhuo Yuan, Kaixuan Ji, and Quanquan Gu. Self-play fine-tuning
 converts weak language models to strong language models, 2024. URL https://arxiv.
 org/abs/2401.01335.
- Tonmoy Dhar, Kishor Kunal, Yaguang Li, Yishuang Lin, Meghna Madhusudan, Jitesh Poojary, Arvind K. Sharma, Steven M. Burns, Ramesh Harjani, Jiang Hu, Parijat Mukherjee, Soner Yaldiz, and Sachin S. Sapatnekar. The ALIGN open-source analog layout generator: V1.0 and beyond. In *Proceedings of the 39th International Conference on Computer-Aided Design*, pp. 1–2. ACM. ISBN 978-1-4503-8026-3.
- Qingxiu Dong, Lei Li, Damai Dai, Ce Zheng, Jingyuan Ma, Rui Li, Heming Xia, Jingjing Xu,
 Zhiyong Wu, Baobao Chang, Xu Sun, Lei Li, and Zhifang Sui. A survey on in-context learning,
 2024. URL https://arxiv.org/abs/2301.00234.
- Zehao Dong, Weidong Cao, Muhan Zhang, Dacheng Tao, Yixin Chen, and Xuan Zhang. CktGNN:
 Circuit Graph Neural Network for Electronic Design Automation.
- Abhimanyu Dubey, Abhinav Jauhri, Abhinav Pandey, and etc. Abhishek Kadian. The llama 3 herd of models, 2024. URL https://arxiv.org/abs/2407.21783.
- ⁵³⁰ Zhuolun He, Haoyuan Wu, Xinyun Zhang, Xufeng Yao, Su Zheng, Haisheng Zheng, and Bei Yu.
 ⁵³¹ ChatEDA: A Large Language Model Powered Autonomous Agent for EDA.
- Kaixuan Huang, Yuanhao Qu, Henry Cousins, William A. Johnson, Di Yin, Mihir Shah, Denny
 Zhou, Russ Altman, Mengdi Wang, and Le Cong. CRISPR-GPT: An LLM Agent for Automated
 Design of Gene-Editing Experiments.
- Yao Lai, Sungyoung Lee, Guojin Chen, Souradip Poddar, Mengkang Hu, David Z. Pan, and Ping
 Luo. AnalogCoder: Analog Circuit Design via Training-Free Code Generation, a.
- 539 Yao Lai, Jinxin Liu, Zhentao Tang, Bin Wang, Jianye Hao, and Ping Luo. ChiPFormer: Transferable Chip Placement via Offline Decision Transformer. b.

Chengjie Liu, Yijiang Liu, Yuan Du, and Li Du. LADAC: Large Language Model-driven Auto Designer for Analog Circuits, a.

Mingjie Liu, Teodor-Dumitru Ene, Robert Kirby, Chris Cheng, Nathaniel Pinckney, Rongjian Liang, Jonah Alben, Himyanshu Anand, Sanmitra Banerjee, Ismet Bayraktaroglu, Bonita Bhaskaran, Bryan Catanzaro, Arjun Chaudhuri, Sharon Clay, Bill Dally, Laura Dang, Parikshit Deshpande, Siddhanth Dhodhi, Sameer Halepete, Eric Hill, Jiashang Hu, Sumit Jain, Ankit Jindal, Brucek Khailany, George Kokai, Kishor Kunal, Xiaowei Li, Charley Lind, Hao Liu, Stuart Oberman, Sujeet Omar, Sreedhar Pratty, Jonathan Raiman, Ambar Sarkar, Zhengjiang Shao, Hanfei Sun, Pratik P. Suthar, Varun Tej, Walker Turner, Kaizhe Xu, and Haoxing Ren. ChipNeMo: Domain-Adapted LLMs for Chip Design, b.

- Aman Madaan, Niket Tandon, Prakhar Gupta, Skyler Hallinan, Luyu Gao, Sarah Wiegreffe, Uri
 Alon, Nouha Dziri, Shrimai Prabhumoye, Yiming Yang, Shashank Gupta, Bodhisattwa Prasad
 Majumder, Katherine Hermann, Sean Welleck, Amir Yazdanbakhsh, and Peter Clark. Self-refine: Iterative refinement with self-feedback, 2023. URL https://arxiv.org/abs/2303.17651.
- Markus Meissner and Lars Hedrich. FEATS: Framework for Explorative Analog Topology Synthesis. 34(2):213–226. ISSN 0278-0070, 1937-4151.
 - Y. Muramatsu, S. Kurosawa, M. Furumiya, H. Ohkubo, and Y. Nakashiba. A signal-processing cmos image sensor using a simple analog operation. *IEEE Journal of Solid-State Circuits*, 38(1): 101–106, 2003. doi: 10.1109/JSSC.2002.806285.
- 562 Behzad Razavi. Design of analog cmos integrated circuits.

558

559

560

561

- Matthew Renze and Erhan Guven. Self-reflection in llm agents: Effects on problem-solving performance, 2024. URL https://arxiv.org/abs/2405.06682.
- Hugo Touvron, Louis Martin, Kevin Stone, Peter Albert, and etc. Amjad Almahairi. Llama 2: Open foundation and fine-tuned chat models, 2023. URL https://arxiv.org/abs/2307.09288.
- Chua-Chin Wang, Chih-Lin Chen, Ron-Chi Kuo, Hsin-Yuan Tseng, Jen-Wei Liu, and Chun-Ying Juan. On-chip process and temperature monitor for self-adjusting slew rate control of 2 × vdd output buffers. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 60(6):1432–1440, 2013. doi: 10.1109/TCSI.2012.2226515.
- Fa Wang, Xuan Zhang, Mehdi Shokoueinejad, Bermans J. Iskandar, Joshua E. Medow, and John G. Webster. A novel intracranial pressure readout circuit for passive wireless lc sensor. *IEEE Transactions on Biomedical Circuits and Systems*, 11(5):1123–1132, 2017. doi: 10.1109/TBCAS.2017.2731370.
- Hanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen, Nan Sun, Hae-Seung Lee, and Song Han.
 Gcn-rl circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning. In 2020 57th ACM/IEEE Design Automation Conference (DAC), pp. 1–6, 2020.
 doi: 10.1109/DAC18072.2020.9218757.
- Jason Wei, Xuezhi Wang, Dale Schuurmans, Maarten Bosma, Brian Ichter, Fei Xia, Ed Chi, Quoc
 Le, and Denny Zhou. Chain-of-thought prompting elicits reasoning in large language models,
 2023. URL https://arxiv.org/abs/2201.11903.
- Siyuan YE Mingjie LIU David Z. PAN Linxiao SHEN Runsheng WANG Yibo LIN Ru HUANG Xiaohan Gao, Haoyi ZHANG. Post-layout simulation driven analog circuit sizing. SCIENCE CHINA Information Sciences, 67(4):142401-, 2024. doi: https://doi. org/10.1007/s11432-022-3878-5. URL http://www.sciengine.com/publisher/ ScienceChinaPress/journal/SCIENCECHINAInformationSciences/67/4/ 10.1007/s11432-022-3878-5.
- Tianyang Xu, Shujin Wu, Shizhe Diao, Xiaoze Liu, Xingyao Wang, Yangyi Chen, and Jing Gao.
 Sayself: Teaching llms to express confidence with self-reflective rationales, 2024. URL https: //arxiv.org/abs/2405.20974.

- Shunyu Yao, Dian Yu, Jeffrey Zhao, Izhak Shafran, Thomas L. Griffiths, Yuan Cao, and Karthik
 Narasimhan. Tree of thoughts: Deliberate problem solving with large language models, 2023.
 URL https://arxiv.org/abs/2305.10601.
- Haoyi Zhang, Xiaohan Gao, Haoyang Luo, Jiahao Song, Xiyuan Tang, Junhua Liu, Yibo Lin, Runsheng Wang, and Ru Huang. Sageroute: Synergistic analog routing considering geometric and electrical constraints with manual design compatibility. In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1–6, 2023. doi: 10.23919/DATE56975.2023. 10137296.
- Haoyi Zhang, Xiaohan Gao, Zilong Shen, Jiahao Song, Xiaoxu Cheng, Xiyuan Tang, Yibo Lin,
 Runsheng Wang, and Ru Huang. Sageroute 2.0: Hierarchical analog and mixed signal routing
 considering versatile routing scenarios. In 2024 Design, Automation & Test in Europe Conference
 & Exhibition (DATE), pp. 1–6, 2024.
- Zhenxin Zhao and Lihong Zhang. An Automated Topology Synthesis Framework for Analog Integrated Circuits. 39(12):13, a.
- Chenxin Zhao and Lihong Zhang. Deep Reinforcement Learning for Analog Circuit Structure Synthesis. In 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1157–1160. IEEE, b. ISBN 978-3-9819263-6-1.
- ⁶¹³ Zhenxin Zhao and Lihong Zhang. Graph-Grammar-Based Analog Circuit Topology Synthesis. In
 ⁶¹⁴ 2019 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1–5. IEEE, c. ISBN
 ⁶¹⁵ 978-1-72810-397-6.
- ⁶¹⁶
 ⁶¹⁷ Zhangming Zhu and Lichen Feng. A review of sub- w cmos analog computing circuits for instant 1-dimensional audio signal processing in always-on edge devices. *IEEE Transactions on Circuits* and Systems I: Regular Papers, 71(9):4009–4018, 2024. doi: 10.1109/TCSI.2024.3408819.
- Yiting Liu Fan Yang Li Shang Dian Zhou Xuan Zeng Zihao Chen, Jiangli Huang. Artisan: Automated operational amplifier design via domain-specific large language model. In *Proceedings of the 61th ACM/IEEE Design Automation Conference*, DAC '24, New York, NY, USA, 2024. Association for Computing Machinery.

A APPENDIX

A.1 PROMPTS OF THE ANALOGXPERT

The prompt of real tasks are provided as follows.

User (Design prompt for real tasks)

You are a professional analog designer, and now you need to design the required analog circuits with the given design libaray of some analog basic components. Here is the libaray details, including Cell NAME, PinINFO and detail Description:

[Subcirtuit Library Prompt]

665	
666	1. Cell Name: CascodeStageN
667	PININFO: DRAIN(I/I) SOURCE(I/O) VBIAS(B) GND(P)
668	Description: Single NMOS Cascode
669	
670	2. Cell Name: CascodeStageNPair
671	PININFO: DRAIN1(I/I) SOURCE1(I/O) DRAIN2(I/I) SOURCE2(I/O) VBIAS(B)
672	Description: A Pair of NMOS Cascode
673	Description. A fair of NWOS Caseode
674	
675	3. Cell Name: CascodeStageP DININEO, DD A IN(I/O) SOUDCE(I/I) V/DIA S(D) V/DD(D)
676	Description: Single PMOS Cascode
677	Description. Single 1 1005 Cascode
678	4. Call Marray Casada Stara DDain
679	4. Cell Name: CascodeStagePPair DININEO: DD A IN1(1/O) SOUDCE1(1/1) DD A IN2(1/O) SOUDCE2(1/1) VBLAS(R)
680	VDD(P)
681	Description: A Pair of PMOS Cascode
682	
683	5 Cell Name: DiodeConnectedN
684	PININFO: DRAIN(I/I) GND(P)
685	Description: DiodeConnected Signle NMOS
686	- ····· · · · · · · · · · · · · · · · ·
687	6 Cell Name: DiodeConnectedP
688	PININFO: DRAIN(I/O) VDD(P)
689	Description: DiodeConnected Signle PMOS
690	
691	7 Cell Name: CommonSourceN
692	PININFO: DRAIN(I/I) VIN(V) GND(P)
693	Description: common source single NMOS amplifier
694	
695	8. Cell Name: CommonSourceP
696	PININFO: DRAIN(I/O) VIN(V) VDD(P)
697	Description: common source single PMOS amplifier
698	
699	9. Cell Name: CurrentMirrorCSN
700	PININFO: O1(I/I) O2(I/I) VBIAS(B) GND(P)
701	

702	
703	Description: Cascode Current Mirror based on NMOS with single bias
704	
705	10. Cell Name: CurrentMirrorCSN_B
706	PININFO: O1(I/I) O2(I/I) VBIAS1(B) VBIAS2(B) GND(P)
707	Description: Cascode Current Mirror based on NMOS with two seperate bias
708	
709	11. Cell Name: CurrentMirrorCSN_S
710	PININFO: O1(I/I) O2(I/I) GND(P)
711	Description: Cascode Current Mirror based on NMOS without seperate bias, two
712	self connected current mirror
713	
714	12. Cell Name: CurrentMirrorCSP
715	PININFO: O1(I/O) O2(I/O) VBIAS(B) VDD(P)
716	Description: Cascode Current Mirror based on PMOS with single bias
717	
718	13. Cell Name: CurrentMirrorCSP_B
719	PININFO: O1(I/O) O2(I/O) VBIAS1(B) VBIAS2(B) VDD(P)
720	Description: Cascode Current Mirror based on PMOS with two seperate bias
721	
722	14. Cell Name: CurrentMirrorCSP_S
723	PININFO: O1(I/O) O2(I/O) VDD(P)
724	Description: Cascode Current Mirror based on PMOS without seperate bias, two
725	self connected current mirror
726	
727	15. Cell Name: CurrentMirrorN
728	PININFO: O1(I/I) O2(I/I) GND(P)
729	Description: Simple Current Mirror based on NMOS
730	
731	16. Cell Name: CurrentMirrorP
730	PININFO: O1(I/O) O2(I/O) VDD(P)
733	Description: Simple Current Mirror based on PMOS
734	
735	17. Cell Name: CurrentSourceN
736	PININFO: DRAIN(I/I) VBIAS(B) GND(P)
737	Description: Bias Control Current Source based on NMOS
738	
730	18. Cell Name: CurrentSourceP
7/10	PININFO: DRAIN(I/O) VBIAS(B) GND(P)
741	Description: Bias Control Current Source based on PMOS
7/10	
743	19. Cell Name: DifferentialPairN
744	PININFO: O1(I/I) O2(I/I) VBIAS(B) VIN(V) VIP(V) GND(P)
744	Description: Differential Pair based on NMOS, with tail bias
740	
740	20. Cell Name: DifferentialPairP
7/9	PININFO: O1(I/O) O2(I/O) VBIAS(B) VIN(V) VIP(V) VDD(P)
740	Description: Differential Pair based on PMOS, with tail bias
750	
750	21. Cell Name: DifferentialPairPBS
701	PININFO: O1(I/O) O2(I/O) VBIAS(B) VIN(V) VIP(V) VDD(P)
102	Description: Differential Pair based on PMOS (Bulk connected to Source), with
753	tail bias
754	
(55	

756	
757	22. Cell Name: R PININFO: O1(P) O2(P)
758	Description: Resistor
759	
760	23. Cell Name: C
762	PININFO: O1(V) O2(V)
763	Description: Capacitor
764	
765	24. Cell Name: Cap_Feadback PININEO: Vout(V) Vin(V) mid(V)
766	Description: Feadback nets with two Capacitors
767	r r r r r r r r r r r r r r r r r r r
768 769 770	[Experience rule related Prompt]
770	A part from this there are also some basis things you should know
772	Apart from uns unere are also some basic unings you should konw.
773	1. The Tandiasi have been included in the Differential ranty/P/PDS
774	subcircuit, you needn't to set the tail bias seperately. But you should check
775	that only Differential input need the simple mirror failBlas.
776	
777	2. Most times, the PMOS input may matches the NMOS current mirror. So,
779	usually please don't match the PMOS input with a PMOS current mirror.
780	
781	3.Don't use the MOFFET and R/C directly, use the subcircuits 1-23
782	
783	[Col lask Decomposition Prompt]
785	For the generation step, Please following these steps:
786	1 Stan1: According to the stage number and then select the appropriate
787	1. Step1. According to the stage number and then select the appropriate
788	basic components from the notary for each stage,
790	
791	2. Step2: Connect the select blocks to form the final ceicuits. Note that
792	the current flow ports(I/O) must be matched by corresponding current
793	inflow ports(I/I) or (P) during the connection process.Generate the
794	final netlist, the netlist should Start with "***Netlist Start***" and
795	end with "***Netlist End***", and the terminal type should also
796	be listed including(I/I),(I/O),(V),(B),(P); (V) is the vin/vout; (B) is
797	the bias; (P) is the power;
799	
800	[In-context Learning Prompt]
801	
802	There will be some specific user aurries and you should given the result that
803	satisfied the user ourries. Here is an example.
804	sausned the user quiries. There is an example.
806	User Query
807	Store Numbers: 1
808	Stage Inufficers: 1
200	Compensation: None

810	FoodBook: Type: Inverting EP Network: Conseitive
811	reauback. Type. Inverting, rb Network. Capacitive
812	InputSignal I: Differential
813	OutputSignal1: Differential
814	Input Type1: NMOS
815	Topology1: Common source
816	Load1: Simple Mirror
817	TailBias1: Simple Mirror
818	
819	
820	Answer:
821	***Netlist Start***
822	.SUBCKT A10018 Vin Vip Voutn Voutp Vbiasn Vbiasp VDD GND
823	XI0 Voutn(I/I) Voutp(I/I) Vbiasn(V) Vipm(V) Vinm(V) GND(V) / Differen-
024 825	tialPairN
826	XI1 Voutn(I/O) VDD(I/I) Voutp(I/O) VDD(I/I) Vbiasp(V) VDD(V) /
827	CascodeStagePPair
828	XI2 Voutn(V) Vip(V) Vipm(V) / Cap_Feadback
829	XI2 Voutn(V) Vin(V) Vinm(V) / Can Feadback
830	
831	
832	***Netlist End***
833	
834	

The prompt of synthetic tasks are provided as follows.

User (Design prompt for synthetic tasks)

You are a professional analog designer, and now you need to design the required analog circuits with the given design libaray of some analog basic components. Here is the libaray details, including Cell NAME, PinINFO and detail Description:

[Subcirtuit Library Prompt]

*** Inputblocks Start ***

- 1. PinInfo: T1(I/I) T2(V) CellName: CommonSourceN
- 2. PinInfo: T1(I/O) T2(V) CellName: CommonSourceP
- 3. PinInfo: T1(I/O) T2(I/O) T3(V) T4(V) CellName: DifferentialPairP DifferentialPairPBS

864	
865	4. PinInfo: $T1(I/I) T2(I/I) T3(V) T4(V)$
866	CellName: DifferentialPairN
867	
868	*** Inputhloaks End ***
869	The inputblocks End that
870	
871	*** Otherblocks Start ***
872	
873	1 Diploto $T1/(I/I) T2/(I/O)$
874	1. FINING. $11(1/1) 12(1/0)$
875	CellName: CascodeStageN CascodeStageP
876	
877	2. PinInfo: T1(I/I) T2(I/I) T3(I/O) T4(I/O)
878	CollNama: CascadaStagaNDair CascadaStagaDDair
879	Centraine. Cascouestagerri an Cascouestager i an
880	
881	3. PinInfo: T1(I/I) T2(I/I)
882	CellName: CurrentMirrorCSN CurrentMirrorCSN B CurrentMir-
883	rorCSN S Current MirrorN
884	
885	
886	4. PinInfo: T1(I/O) T2(I/O)
887	CellName: CurrentMirrorCSP CurrentMirrorCSP_B CurrentMir-
888	rorCSP_S_CurrentMirrorP
889	
890	
891	5. PinInfo: T1(I/I)
892	CellName: CurrentSourceN DiodeConnectedN
893	
894	$\int B_{in} L_n f_{n} T_2(1/\Omega)$
895	0. PHHHO: 12(1/0)
896	CellName: CurrentSourceP DiodeConnectedP
897	
898	*** Otherblocks End ***
899	
900	[CoT Task Decomposition Prompt]
901	
902	
903	For each userquerry, you should follow the given Inputblocks and the given
904	Otherblocks and select some blocks from other blocks under the limitation
905	of max blocks number. To do this better please following these steps:
906	1 Step1: Select a number of Otherblocks to form the circuit up to the
907	
908	given maximum value–max blocks number
909	
910	2. Step2: The current flow ports(I/O) must be matched by corresponding
911	current inflow ports (I/I) during the connection process. Generate the
912	final noticet the noticet should Start with "***Noticet Start***" and
913	intal neuros, the neurost should Start with www.Neurost Start and
914	end with "***Netlist End***", and the terminal type should also be
915	listed including(I/I),(I/O),(V); you should use "net1,net2,net3" and so
916	on to represent the net name, do not use other names.
917	1

[In-context Learning Prompt]

Here is an example:

Userquerry:

Input Stage: 1 Input blocks: DifferentialPairP Other blocks: Max blocks number: 2

Response:

Netlist Start DifferentialPairP / net01(I—O) net02(I—O) CurrentMirrorCSN / net01(I—I) net02(I—I) ***Netlist End***

A.2 THE SPICE CODE OF THE SUBCIRCUIT LIBRARY

The detailed SPICE code of the proposed subcircuit library is shown as follows.

SPICE code of the Subcircuit Library

******	******	*******	******	*******	*****	******	******
Name: ******	DATASET ********	*Cell Na *******	me: Casc ********	codeStageN ********	*View	Name: ******	schematic ******
Γ Cascoo ⁷ O DRA AIN VE	leStageN DR IN:B GND:B IAS SOURC	AIN SOU SOURCE CE GND n	RCE VBIA B:B VBIAS ch_mac 1=3	AS GND 3:B 30n w=100n	m=1 nf	=1	
******	******	*******	******	******	*****	******	******
Name: ******	DATASET *	*Cell Nam *******	e: Cascod	leStageNPai ********	r *View	v Name: ******	schematic ******
Г Cascoo ⁷ O DRA AIN1 V AIN2 V	leStageN DR IN:B GND:B BIAS SOUR BIAS SOUR	AIN1 SO SOURCE CE1 GND CE2 GND	URCE1 DF E:B VBIAS nch_mac 1 nch_mac 1	RAIN2 SOU B:B l=30n w=10 l=30n w=10	RCE2 V 0n m=1 0n m=1	/BIAS G nf=1 nf=1	IND
******	******	*******	******	******	*****	*****	******
Name: ******	DATASET	*Cell Na	ume: Caso	codeStageP ********	*View	Name: ******	schematic ******
Γ Cascoo ⁷ O DRA AIN VF	leStageP DR IN:B SOURC	AIN SOU CE:B VBL	RCE VBIA AS:B VDD	AS VDD 9:B	1	4	
	**************************************	Name: DATASET	Name: DATASET *Cell Na A A A A A A A A A A A A A A A A A A A	Name: DATASET *Cell Name: Casc T CascodeStageN DRAIN SOURCE VBIA FO DRAIN:B GND:B SOURCE:B VBIAS CAIN VBIAS SOURCE GND nch_mac l=3 Name: DATASET *Cell Name: Cascod T CascodeStageN DRAIN1 SOURCE1 DH FO DRAIN:B GND:B SOURCE:B VBIAS CAIN1 VBIAS SOURCE1 GND nch_mac l CAIN2 VBIAS SOURCE2 GND nch_mac l Name: DATASET *Cell Name: Cascod Name:	Name: DATASET *Cell Name: CascodeStageN T CascodeStageN DRAIN SOURCE VBIAS GND FO DRAIN:B GND:B SOURCE:B VBIAS:B AIN VBIAS SOURCE GND nch_mac l=30n w=100n ***********************************	Name: DATASET *Cell Name: CascodeStageN *View T CascodeStageN DRAIN SOURCE VBIAS GND FO DRAIN:B GND:B SOURCE:B VBIAS:B CAIN VBIAS SOURCE GND nch_mac l=30n w=100n m=1 nf **********************************	Name: DATASET *Cell Name: CascodeStageN *View Name: T CascodeStageN DRAIN SOURCE VBIAS GND F0 DRAIN:B GND:B SOURCE:B VBIAS:B CAIN VBIAS SOURCE GND nch_mac l=30n w=100n m=1 nf=1 **********************************

972 973 *Library Name: DATASET *Cell Name: CascodeStagePPair *View Name: schematic 974 975 .SUBCKT CascodeStageP DRAIN1 SOURCE1 DRAIN2 SOURCE2 VBIAS VDD 976 *.PININFO DRAIN:B SOURCE:B VBIAS:B VDD:B 977 MM0 DRAIN VBIAS SOURCE VDD pch_mac l=30n w=100n m=1 nf=1 978 MM1 DRAIN VBIAS SOURCE VDD pch_mac l=30n w=100n m=1 nf=1 979 .ENDS 980 981 *Library Name: DATASET *Cell Name: DiodeConnectedN *View Name: schematic 982 983 .SUBCKT DiodeConnectedN DRAIN GND 984 *.PININFO DRAIN:B GND:B VIN:B 985 MM0 DRAIN DRAIN GND GND nch_mac l=30n w=100n m=1 nf=1 986 .ENDS 987 988 989 *Library Name: DATASET *Cell Name: DiodeConnectedP *View Name: schematic 990 *** .SUBCKT CommonSourceN DRAIN VDD 991 *.PININFO DRAIN:B GND:B VIN:B 992 MM0 DRAIN DRAIN VDD VDD nch_mac l=30n w=100n m=1 nf=1 993 .ENDS 994 995 996 *Library Name: DATASET *Cell Name: CommonSourceN *View Name: schematic 997 998 .SUBCKT CommonSourceN DRAIN VIN GND 999 *.PININFO DRAIN:B GND:B VIN:B 1000 MM0 DRAIN VIN GND GND nch_mac l=30n w=100n m=1 nf=1 1001 .ENDS 1002 ****** 1003 *Library Name: DATASET *Cell Name: CommonSourceP *View Name: schematic 1004 1005 .SUBCKT CommonSourceP DRAIN VIN VDD 1006 *.PININFO DRAIN:B VDD:B VIN:B 1007 MM0 DRAIN VIN VDD VDD pch_mac l=30n w=100n m=1 nf=1 1008 .ENDS 1009 1010 1011 *Library Name: DATASET *Cell Name: CurrentMirrorCSN *View Name: schematic 1012 1013 .SUBCKT CurrentMirrorCSN O1 O2 VBIAS GND *.PININFO GND:B O1:B O2:B VBIAS:B 1014 MM3 O2 VBIAS net14 GND nch_mac 1=30n w=100n m=1 nf=1 1015 MM2 O1 VBIAS net10 GND nch_mac l=30n w=100n m=1 nf=1 1016 MM1 net14 O1 GND GND nch_mac l=30n w=100n m=1 nf=1 1017 MM0 net10 O1 GND GND nch_mac l=30n w=100n m=1 nf=1 1018 .ENDS 1019 1020 1021 *Library Name: DATASET *Cell Name: CurrentMirrorCSNB *View Name: schematic 1022 1023 .SUBCKT CurrentMirrorCSNB O1 O2 VBIAS1 VBIAS2 GND *.PININFO GND:B O1:B O2:B VBIAS:B 1024 1025

1026	
1027	MM3 O2 VBIASI net14 GND nch_mac $l=30n w=100n m=1 nt=1$
1028	MM2 OT V DIAST HELLO OND HELLING I=50H W=100H HI=1 HI=1 MM1 hell4 VBIAS2 GND GND hell mag $1-30h$ w=100h m=1 hf=1
1029	MM0 net10 VBIAS2 GND GND nch mac $1-30$ n w -100 n m -1 nf -1
1030	ENDS
1031	
1032	***********************
1033	*Library Name: DATASET *Cell Name: CurrentMirrorCSNBS *View Name: schematic
1034	*******************************
1035	.SUBCKT CurrentMirrorCSNBS O1 O2 GND
1036	*.PININFO GND:B 01:B 02:B VBIAS:B
1037	MM3 O2 O1 net14 GND ncn_mac $1=30n \text{ w}=100n \text{ m}=1 \text{ n}=1$ MM2 O1 O1 net10 GND nch_mac $1=30n \text{ w}=100n \text{ m}=1 \text{ n}=1$
1038	MM12 OT OT HEITO GND fich inde i=50ff w=100ff fil=1 fil=1 $M=100$ m m = 1 nf = 1
1039	MMO net10 net10 GND GND nch mac $1=30$ m ≈ 100 m m=1 m=1 m=1 MMO net10 net10 GND GND nch mac $1=30$ m ≈ 100 n m=1 nf=1
1040	.ENDS
1041	
1042	***********************
1043	*Library Name: DATASET *Cell Name: CurrentMirrorCSP *View Name: schematic
1044	
1045	SUBCKT CurrentMirrorCSP 01 02 VBIAS VDD
1046	*.PININFO UI:B U2:B VBIAS:B VDD:B MM2 $pat14 O1 VDD VDD pab mag 1=20p w=100p m=1 pf=1$
1047	MM2 net15 Ω 1 VDD VDD nch mac 1=30n w=100n m=1 nf=1
1048	MM5 Q2 VBIAS net14 VDD rch mac $1=30n$ w=100n m=1 m=1
1049	MM4 O1 VBIAS net15 VDD pch_mac l=30n w=100n m=1 nf=1
1050	.ENDS
1051	
1052	***************************************
1053	*Library Name: DATASET *Cell Name: CurrentMirrorCSPB *View Name: schematic
1054	
1055	* PININFO O1·B O2·B VRIAS·B VDD·B
1057	MM3 net14 VBIAS2 VDD VDD nch mac $1=30n \text{ w}=100n \text{ m}=1 \text{ nf}=1$
1058	MM2 net15 VBIAS2 VDD VDD pch_mac l=30n w=100n m=1 nf=1
1059	MM5 O2 VBIAS1 net14 VDD pch_mac l=30n w=100n m=1 nf=1
1060	MM4 O1 VBIAS1 net15 VDD pch_mac l=30n w=100n m=1 nf=1
1061	.ENDS
1062	
1063	**************************************
1064	*Liorary Name: DATASE1 *Cen Name: CurrentwinforCSPD5 *View Name: Schematic ************************************
1065	SUBCKT CurrentMirrorCSPBS 01 02 VDD
1066	*.PININFO O1:B O2:B VBIAS:B VDD:B
1067	MM3 net14 net15 VDD VDD pch_mac 1=30n w=100n m=1 nf=1
1068	MM2 net15 net15 VDD VDD pch_mac l=30n w=100n m=1 nf=1
1069	MM5 O2 O1 net14 VDD pch_mac 1=30n w=100n m=1 nf=1
1070	MM4 O1 O1 net15 VDD pch_mac l=30n w=100n m=1 nf=1
1071	.ENDS
1072	******
1073	*Library Name: DATASET *Cell Name: CurrentMirrorN *View Name: schematic
1074	**************************************
1075	.SUBCKT CurrentMirrorN O1 O2 GND
1076	*.PININFO GND:B O1:B O2:B
1077	MM1 O2 O1 GND GND nch_mac 1=30n w=100n m=1 nf=1
1078	MM0 O1 O1 GND GND nch_mac l=30n w=100n m=1 nf=1
1079	

1080	
1081	.ENDS
1082	******
1083	*Library Name: DATASET *Cell Name: CurrentMirrorP *View Name: schematic
1084	**************************************
1085	.SUBCKT CurrentMirrorP O1 O2 VDD
1086	*.PININFO 01:B 02:B VDD:B
1087	MM3 O2 O1 VDD VDD pch_mac l=30n w=100n m=1 nf=1
1088	MM2 O1 O1 VDD VDD pch_mac l=30n w=100n m=1 nf=1
1089	.ENDS
1090	
1091	***************************************
1092	*Library Name: DATASET *Cell Name: CurrentSourceN *View Name: schematic
1093	
1094	* DININEO DE AINTE CNDTE ARTIN A RIAZ CIND
1095	$^{\circ}$. FININFO DRAIN.D GND.D VDIAS.D MM0 DRAIN VBIAS GND GND nch mac 1-30n w-100n m-1 nf-1
1096	FNDS
1097	
1098	********************************
1099	*Library Name: DATASET *Cell Name: CurrentSourceP *View Name: schematic
1100	***************************************
1101	.SUBCKT CurrentSourceP DRAIN VBIAS VDD
1102	*.PININFO DRAIN:B VBIAS:B VDD:B
1103	MM1 DRAIN VBIAS VDD VDD pch_mac 1=30n w=100n m=1 nf=1
1104	.ENDS
1105	*****
1106	*Library Name: DATASET *Cell Name: DifferentialPairN *View Name: schematic
1107	**************************************
1108	.SUBCKT DifferentialPairN O1 O2 VBIAS VIN VIP GND
1109	*.PININFO GND:B O1:B O2:B VBIAS:B VIN:B VIP:B
1110	MM2 O2 VIP net2 GND nch_mac 1=30n w=100n m=1 nf=1
1111	MM1 net2 VBIAS GND GND nch_mac l=30n w=100n m=1 nf=1
1112	MM0 O1 VIN net2 GND nch_mac I=30n w=100n m=1 nf=1
1113	.ENDS
1114	******
1115	*Library Name: DATASET *Cell Name: DifferentialPairP *View Name: schematic
1116	***************************************
1117	.SUBCKT DifferentialPairP O1 O2 VBIAS VIN VIP VDD
1118	*.PININFO O1:B O2:B VBIAS:B VDD:B VIN:B VIP:B
1119	MM1 O2 VIP net1 VDD pch_mac l=30n w=100n m=1 nf=1
1120	MM2 net1 VBIAS VDD VDD pch_mac l=30n w=100n m=1 nf=1
1121	MM0 O1 VIN net1 VDD pch_mac l=30n w=100n m=1 nf=1
1122	.ENDS
1123	******
1124	*Library Name: DATASET *Cell Name: DifferentialDairPBS *View Name: schematic
1125	**************************************
1120	.SUBCKT DifferentialPairP O1 O2 VBIAS VIN VIP VDD
1127	*.PININFO O1:B O2:B VBIAS:B VDD:B VIN:B VIP:B
1120	MM1 O2 VIP net1 O2 pch_mac l=30n w=100n m=1 nf=1
1129	MM2 net1 VBIAS VDD VDD pch_mac l=30n w=100n m=1 nf=1
1130	MM0 O1 VIN net1 O1 pch_mac $l=30n w=100n m=1 nf=1$
1131	.ENDS
1132	
1133	

1134 1135 *Library Name: DATASET *Cell Name: R *View Name: schematic 1136 ******* 1137 .SUBCKT R O1 O2 1138 *.PININFO O1:B O2:B 1139 XR0 O1 O2 rnodwo l=10u w=2u m=1 1140 .ENDS 1141 1142 *Library Name: DATASET *Cell Name: C *View Name: 1143 schematic 1144 .SUBCKT C O1 O2 1145 *.PININFO O1:B O2:B 1146 XC0 O1 O2 cfmom_2t nr=24 lr=1u w=50n s=50n stm=1 spm=3 m=1 1147 .ENDS 1148 1149 1150 *Library Name: DATASET *Cell Name: Cap_Feadback *View Name: schematic 1151 1152 1153 .SUBCKT C Vout Vin mid 1154 *.PININFO Vout:B Vin:B mid:B 1155 XC0 Vout mid cfmom_2t nr=24 lr=1u w=50n s=50n stm=1 spm=3 m=1 1156 XC1 Vin mid cfmom_2t nr=24 lr=1u w=50n s=50n stm=1 spm=3 m=1 1157 .ENDS 1158 1159

A.3 DATASET EXAMPLE

1160 1161 1162

1163

Synthetic Detect Exem

1164 1165	Synthetic Dataset Example
1166	
1167	[Task1 Example]
1168	User Query:
1169	Input Stage: 1
1170	Input blocks: DifferentialPairPBS
1171	Other blocks:
1172	Max blocks number: 4
1173	
1174	
1175	[Task2 Example]
1176	User Query:
1177	Input Stage: 2
1178	Input blocks: CommonSourceP DifferentialPairN
1179	Other blocks:
1180	Max blocks number: 4
1181	Wax blocks humber. 4
1182	
1183	[Task3 Example]
1184	User Query:
1185	Input Stage: 3
1186	Input blocks: CommonSourceP DifferentialPairP CommonSourceP
1187	input blocks. CommonSourcer Differentian and CommonSourcer

\square	
	Other blocks:
	Max blocks number: 8
	[Task4 Example]
	User Onerv
	Input Stage: 1
	Input blocks: CommonSourceP
	Other blocks: CurrentMirrorCSN $_B$
	Maxblocksnumber: 5
	[Task5 Example]
	User Ouerv:
	Input Stage: 2
	Input Stage. 2 Input blocker DifferentielDeirD DifferentielDeirN
	input blocks: DifferentialPair DifferentialPair
	Other blocks: CascodeStagePPair
	Max blocks number: 7
	[Task6 Example]
	User Ouerv:
	Input Stage: 3
	Input blocks: DifferentialPairN CommonSourceP DifferentialPairP
	Other blocks. Current Mirror D
	Max blocks number: 9
	Max blocks number: 9 Real Dataset Example
	Max blocks number: 9 Real Dataset Example
	Max blocks number: 9 Real Dataset Example
	Max blocks number: 9 Real Dataset Example Eaxmple1:
	Max blocks. Currentwinton Max blocks number: 9 Real Dataset Example Eaxmple1:
	Max blocks number: 9 Real Dataset Example Eaxmple1: [User Query:]
	Max blocks. Currentivition Max blocks number: 9 Real Dataset Example Eaxmple1: [User Query:] Stage Numbers: 1
	Max blocks number: 9 Real Dataset Example Eaxmple1: [User Query:] Stage Numbers: 1 Compensation: None
	Max blocks number: 9 Real Dataset Example Eaxmple1: [User Query:] Stage Numbers: 1 Compensation: None FeadBack: Type: None, FB Network: None
	Max blocks number: 9 Real Dataset Example Eaxmple1: [User Query:] Stage Numbers: 1 Compensation: None FeadBack: Type: None, FB Network: None InputSignal1: Differential
	Max blocks number: 9 Real Dataset Example Eaxmple1: [User Query:] Stage Numbers: 1 Compensation: None FeadBack: Type: None, FB Network: None InputSignal1: Differential OutputSignal1: Single-Ended
	Max blocks number: 9 Real Dataset Example Eaxmple1: [User Query:] Stage Numbers: 1 Compensation: None FeadBack: Type: None, FB Network: None InputSignal1: Differential OutputSignal1: Single-Ended Input Type1: NMOS
	Max blocks. currention Max blocks number: 9 Real Dataset Example Eaxmple1: [User Query:] Stage Numbers: 1 Compensation: None FeadBack: Type: None, FB Network: None InputSignal1: Differential OutputSignal1: Single-Ended Input Type1: NMOS
	Max blocks number: 9 Real Dataset Example Eaxmple1: [User Query:] Stage Numbers: 1 Compensation: None FeadBack: Type: None, FB Network: None InputSignal1: Differential OutputSignal1: Single-Ended Input Type1: NMOS Topology1: Common Source
	Max blocks. current/information Max blocks number: 9 Real Dataset Example Eaxmple1: [User Query:] Stage Numbers: 1 Compensation: None FeadBack: Type: None, FB Network: None InputSignal1: Differential OutputSignal1: Single-Ended Input Type1: NMOS Topology1: Common Source Load1: Simple Mirror
	Max blocks number: 9 Real Dataset Example Eaxmple1: [User Query:] Stage Numbers: 1 Compensation: None FeadBack: Type: None, FB Network: None InputSignal1: Differential OutputSignal1: Single-Ended Input Type1: NMOS Topology1: Common Source Load1: Simple Mirror TailBias1: Ground
	Max blocks number: 9 Real Dataset Example Eaxmple1: [User Query:] Stage Numbers: 1 Compensation: None FeadBack: Type: None, FB Network: None InputSignal1: Differential OutputSignal1: Single-Ended Input Type1: NMOS Topology1: Common Source Load1: Simple Mirror TailBias1: Ground
	Max blocks. current/minor Max blocks number: 9 Real Dataset Example Eaxmple1: [User Query:] Stage Numbers: 1 Compensation: None FeadBack: Type: None, FB Network: None InputSignal1: Differential OutputSignal1: Single-Ended Input Type1: NMOS Topology1: Common Source Load1: Simple Mirror TailBias1: Ground
	Max blocks number: 9 Real Dataset Example Eaxmple1: [User Query:] Stage Numbers: 1 Compensation: None FeadBack: Type: None, FB Network: None InputSignal1: Differential OutputSignal1: Single-Ended Input Type1: NMOS Topology1: Common Source Load1: Simple Mirror TailBias1: Ground [Golden Answer:] SUBCKT S1 Whisen Vin Vin Vout VDD GND
	Max blocks. current/information Max blocks number: 9 Real Dataset Example Eaxmple1: [User Query:] Stage Numbers: 1 Compensation: None FeadBack: Type: None, FB Network: None InputSignal1: Differential OutputSignal1: Single-Ended Input Type1: NMOS Topology1: Common Source Load1: Simple Mirror TailBias1: Ground [Golden Answer:] .SUBCKT S1 Vbiasn Vin Vip Vout VDD GND VID net(1) Vont VDD (Current Mirror)
	Max blocks. current/mon Max blocks number: 9 Eaxmple1: [User Query:] Stage Numbers: 1 Compensation: None FeadBack: Type: None, FB Network: None InputSignal1: Differential OutputSignal1: Single-Ended Input Type1: NMOS Topology1: Common Source Load1: Simple Mirror TailBias1: Ground [Golden Answer:] .SUBCKT S1 Vbiasn Vin Vip Vout VDD GND Xi0 net01 Vout VDD / CurrentMirrorP Vib. vib. Vib. Vib. Vib. Vib. Vib. Vib. Vib. V
	Max blocks. current/intol Max blocks number: 9 Eaxmple1: [User Query:] Stage Numbers: 1 Compensation: None FeadBack: Type: None, FB Network: None InputSignal1: Differential OutputSignal1: Single-Ended Input Type1: NMOS Topology1: Common Source Load1: Simple Mirror TailBias1: Ground [Golden Answer:] .SUBCKT S1 Vbiasn Vin Vip Vout VDD GND XI0 net01 Vout VDD / CurrentMirrorP XI1 net01 Vout Vbiasn Vin Vip GND / DifferentialPairN

.ENDS	
El-2-	
Eaxmple2:	
[Usor Quory:]	
[User Query.] Stage Numbers: 1	
Stage Numbers. I	
Compensation: No	
FeadBack: Type: I	None, FB Network: None
InputSignal1: Diff	erential
OutputSignal1: Di	fferential
Input Type1: NMC)S
Topology1: Telesc	opic
Load1: Wide-Swin	ng Mirror
TailBias1: Simple	Mirror
······································	
[Golden Answer:	1
SUBCKT S2 Vca	J sen Vessen Vin Vin Voutn Voutn Vhissn VDD GNF
VIO Voute Voute V	VDD Vogen Vhier VDD / Current Mirror CSDP
XIO VOULII VOULP V	Auto reace volase vDD / CurrentivinitorCSPB
XII vouth netul v	outp net02 v casch GND / CascodeStageNPair
X12 net01 net02 V	biash vin vip GND / DifferentialPairN
.ENDS	
Eaxmple3:	
[User Query:]	
Stage Numbers: 2	
Compensation: Al	nuja
FeedBack: Type: 1	None, FB Network: None
InputSignal1: Diff	erential
OutputSignal1: Sin	ngle-Ended
Input Type1: Pmos	s(B2S)
Topology1: Folded	1
Load1: Wide-Swir	ng Morror
TailRias1: Simple	Mirror
InputSignal2: Since	vla Ended
Inputorgnai2. Sing	urle Ended
OutputSignal2: Sil	ngle-Ended
Input Type2: Pmos	3
Topology2: CS	
Load2: Simple Mi	rror
TailBias2: Ground	
[Golden Answer:	1
SUBCKT S3 VDI	D GND Vin Vip Vout Vbiasn Vb1 Vbiasn Vcasen
XI0 net1 net2 VDI	D / Current Mirror P
XII net1 net2 net2	net/Vh1 GND / CascodeStageNDair
ATT her hers herz	nert voi OND / Cascouestagen Fair

1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308	XI2 net3 GND net4 GND Vbiasn GND / CascodeStageNPair XI3 net7 net8 Vbiasp Vin Vip VDD / DifferentialPairPBS XI4 net5 net6 net2 net7 Vcascn GND / CascodeStageNPair XI5 net5 net2 VDD / CurrentMirrorP XI6 net7 net8 GND / CurrentMirrorN XI7 net4 Vout / C XI8 Vout net2 VDD / CurrentSourceP XI9 Vout Vbiasn GND / CommonSourceN .ENDS
1309	
1310	
1312	
1313	
1314	
1315	
1317	
1318	
1319	
1320	
1321	
1322	
1324	
1325	
1326	
1327	
1328	
1330	
1331	
1332	
1333	
1335	
1336	
1337	
1338	
1339	
1340	
1342	
1343	
1344	
1345	
346	
348	
1349	