

Towards Improving Verification Productivity with Circuit-Aware Translation of Natural Language to SystemVerilog Assertions

CHUYUE SUN, Stanford University, USA
CHRISTOPHER HAHN, Stanford University, USA
CAROLINE TRIPPEL, Stanford University, USA

Assertion-based verification is a technique to ensure that a circuit design conforms to its specification and help detect errors early in the design process. It is enabled by powerful industry and open-source model-checking tools that automatically prove or disprove an assertion for a given circuit design. Formalizing a circuit's requirement, however, involves a significant manual effort by verification engineers to translate requirements in natural language into a formal assertion language. In this extended abstract, we introduce a framework that utilizes Large Language Models (LLMs) pre-trained on natural language and code to improve verification productivity by automating the formalization process. In particular, we report on the current progress of developing `n12sva`, a framework for circuit-aware translations of natural language to the most frequently used assertion language, SystemVerilog Assertions (SVA). We introduce a methodology that (1) generates the SVA for a specific circuit out of a generic circuit property in natural language and (2) implements a model checker and human in the loop that interactively provides feedback to the verification engineer and the underlying LLM to facilitate debugging the design.

1 INTRODUCTION

Ensuring the correct operation of critical hardware components in all possible scenarios requires more than just testing. Formal verification techniques are necessary to *prove* or *disprove*, in the form of a counter-example, critical requirements on hardware designs [1, 3, 32]. Fortunately, the hardware domain is amenable to verification and constitutes a decidable problem for many practical languages (e.g., [8, 9, 14, 19, 29]). Model checking tools, such as Jaspergold [27] and Pono [17], are available to address the verification problem and scale to real-world examples.

In order to effectively apply formal verification, however, a *formal specification* is required that semantically captures the requirement and serves as an input to model-checking tools. Among the available specification languages, SystemVerilog Assertions (SVA) [29] is a widely used language that enables verification engineers to define complex properties, constraints, and requirements for the design under verification in a concise manner. For example, consider the following SVA that verifies the correctness of a memory write operation:

```
1  assert property (  
2      @(posedge clk) disable iff (~reset_n)  
3      (addr == 0xDEADBEEF) && (wr_en == 1'b1) &&  
4          (data == 32'hCAFEBABE)  
5          |-> (mem[addr] == 32'hCAFEBABE));
```

Authors' addresses: Chuyue Sun, chuyues@stanford.edu, Stanford University, 353 Jane Stanford Way, Stanford, CA, 94305, USA; Christopher Hahn, chrishahn@stanford.edu, Stanford University, 353 Jane Stanford Way, Stanford, CA, 94305, USA; Caroline Trippel, trippel@stanford.edu, Stanford University, 353 Jane Stanford Way, Stanford, CA, 94305, USA.

2023. XXXX-XXXX/2023/5-ART \$15.00
<https://doi.org/10.1145/nnnnnnn.nnnnnnn>

This assertion checks that if the address is `0xDEADBEEF`, the write-enable signal is high, and the input data is `32'hCAFEBABE`, then the memory location at address `0xDEADBEEF` should also contain the same value `32'hCAFEBABE`.

Formalizing requirements given in natural language to SVA can be a time-consuming and error-prone task. It often requires manual decomposition of the requirements in order to scale to complex designs. Recent advances in deep learning have shown great potential in assisting or even outperforming humans in various natural language processing tasks, e.g., [7, 24, 33, 35], including translation [6]. Our framework leverages the abilities of deep neural networks to facilitate the translation of natural language requirements to SVA, thus reducing the burden on verification engineers and improving the quality of the formal specifications. Specifically, we propose a framework called `n12sva`, which utilizes Large Language Models (LLMs) (e.g., [2, 18]) to translate natural language descriptions of hardware requirements into equivalent SVA statements for specific circuit designs under verification. The framework builds on `n12spec` [4] a recently released tool to interactively translate natural language to temporal logics. We report on the current progress of extending prior work to the `n12sva` framework.

The `n12sva` framework provides two key contributions. First, a methodology to take the *circuit design into account* while translating a natural language requirement. For example generally stating that “unless reset, the output signal is assigned to the input signal” has a different meaning for different circuit designs, and needs to be instantiated accordingly. We utilize the abilities of LLMs to do in-context learning [2] and interactively adjust the prompt during the formalization and verification process. Our prompting methodology formulates the generated SVA into sub-translation for users to edit, delete, or add new entries [4]. In the future, we envision a preprocessing step that extracts key components of the circuits to provide the underlying large language models with concise information during inference, including, for example, module names, input and output wire names, and other meta information.

Second, we implement a *seamless feedback loop utilizing a model checker* that automatically checks the assertions on the design under verification and provides feedback to both the verification engineer and the large language model. By doing so, the engineer can adjust bugs or omissions in the SVA formalization and the LLM can attempt to debug the circuit design once the SVA captures the intended meaning.

Ultimately, `n12sva` aims to utilize current advances in deep learning to improve verification productivity by automatically providing circuit-aware translations to SystemVerilog Assertions.

2 BACKGROUND

We provide a brief background of SystemVerilog Assertions as the formalization language for the design’s requirements and the Large Language Models component, in our case GPT-4.

2.1 SystemVerilog Assertion (SVA)

SystemVerilog Assertions (SVA) is an expressive language extension introduced in the SystemVerilog hardware description and verification language. The primary goal of SVA is to enhance the verification process by enabling exhaustive, automated checks of design behavior and ensuring that the implemented design meets the desired specifications.

SVA properties are expressed using a combination of Boolean operators and temporal operators, along with expressions and variables from the design under verification. The basic syntax of an SVA is as follows:

```

1  assert property_name
2      [(property_specifier)] property_expression;

```

Where `property_name` is a unique identifier for the property, `property_specifier` is an optional specifier that can be used to specify things like clock domains or assertion severity, and `property_expression` is the actual SVA property expression.

An SVA expression is based on temporal logic [20]. The semantics of SVA is defined over an infinite execution trace, which is a sequence of states through the hardware circuit. An SVA property is true if it holds for all possible traces of the design that satisfy the constraints specified in the property.

SVA provides the standard temporal operators for specifying properties, including the following.

- **always:** asserts that a property holds for all states in a trace
- **eventually:** asserts that a property holds at some stage in a trace
- **until:** asserts that a property holds until another property becomes true
- **next (##1):** asserts that a property holds at the next state in a trace

In addition to these temporal operators, SVA also provides Boolean operators for combining expressions, including \wedge , \vee , \neg , and \oplus , as well as many more programming constructs.

2.2 Large Language Models (LLMs)

LLMs are large neural networks typically consisting of up to 176 billion parameters. They are pre-trained on massive amounts of data, such as “The Pile” [10]. Examples of LLMs include the GPT [22] and BERT [6] model families, open-source models, such as T5 [23] and Bloom [25], or commercial models, such as GPT-4 [18]. LLMs are Transformers [28], which is the state-of-the-art neural architecture for natural language processing. Additionally, Transformers have shown remarkable performance when being applied to classical problems in verification (e.g., [5, 11, 15, 26]), reasoning (e.g., [16, 36]), as well as the auto-formalization [21] of mathematics and formal specifications (e.g., [12, 13, 34]).

We currently use GPT-4[18] as the large language model backend in our n12sva framework. The framework and our prompting




Fig. 1. A high-level overview of the n12sva framework.

methodology, however, are agnostic to the underlying machine learning model. A common technique to obtain high performance with a limited amount of labeled data is so-called “few-shot prompting” [2], which we also adopted in n12sva. The language model is presented a natural language description of the task usually accompanied by a few examples that demonstrate the input-output behavior. Our framework is based on this technique and extends the recent interactive prompting methodology in [4].

3 THE NL2SVA FRAMEWORK

3.1 Overview

Figure 1 shows an overview of the implementation of n12sva. The framework consists of the following components. At the base of the framework lies an LLM (e.g., GPT-4 [18] or BLOOM [25]) serving as the basic translation engine to handle natural language. The LLM translates the circuit under verification and the specifications in natural language into an array of *intermediate representations*. An interactive engine handles these intermediate representations to provide feedback to an oracle (e.g., a developer) and automatically initiating the verification process by querying a model checker.

The intermediate representations consist of circuit meta-information like input/output signals, a natural language sub-translations that a developer can leverage for debugging, and the current candidate SVA. A sub-translation is a decomposition of the requirement that maps the formalization back to parts of the natural language input. The final output of the framework is an SVA that is approved by the oracle, which is automatically passed to the model checking backend. The solid lines show the forward pass in the framework and the dotted lines show the feedback pass.

In the forward pass, users can upload their circuit designs in Verilog and provide circuit specifications (e.g., functional correctness properties, ordering properties, or security properties) in natural language. The framework automatically generates the prompt for

the LLM and passes it to the underlying LLM. After parsing the response from LLM, the framework generates the intermediate representations for the circuits, natural language sub-translations and SVA. Users can then optionally check the generated SVA directly on their circuits using the model checker.

In the feedback pass, users have the option to make edits to the natural language sub-translations and even adjust the input circuit properties. If the model checker disproves the generated SVA, users can fix their circuit designs and retry.

3.2 Demonstrative Example

A key component of `n12sva` is the ability to instantiate generic circuit requirements for specific circuit designs under verification. We implemented the automatic parsing and prompting (left side of Figure 1). As a demonstrative example, we provide an initial experiment on a toy example. Extending the experiments to real-world examples is planned as a next step.

We will show how to generate SVAs on two different circuits for the same natural language circuit property. In this example, we want to translate the functional property "Unless reset, the output signal is assigned to the last input signal." on both a finite state machine shown in Appendix A.1 and a D-Flip-Flop shown in Appendix A.2. Note that even with the same natural language input, the two output SVAs are considerably different.

For the finite state machine circuit, we received the following:

```
1 assert property @(posedge clk)
2   (if (!reset) valid === $past(c));
```

Listing 1. FSM translation

For the D-Flip-Flop circuit, we received the following:

```
1 assert property (@(posedge clk)
2   (!async_reset) |-> (Q === $past(D)));
```

Listing 2. DFF translation

We inserted the above FSM translation 1 at the end of the FSM circuit A.1 and the above DFF translation 2 at the end of the DFF circuit A.2 right before `endmodule`. A model checking tool can then be run on the design including the inserted assertion. As a next step in the development of the `n12sva` framework, we plan to incorporate the automatic SVA checking, which is currently under development. We ran JasperGold manually, with both assertions being proven.

From our experiments, we observe that the LLM clearly is capable of instantiating the toy generic natural language requirement to specific toy circuit designs. For example, it automatically maps "reset" from the natural language circuit property input to `reset` signal in the FSM circuit and `async_reset` signal in the DFF circuit. It also clearly knows that the output signal is `valid` in FSM and `Q` in DFF. The language model is also able to write syntactically correct SVA without any tutorial (as it has been extensively trained on it) and in our case, the translation is also semantically correct. However, due to the inherent nondeterminism in LLMs, it produces different syntax for two circuits, although both are semantically correct.

3.3 Implementation and Challenges

The framework is implemented in Python 3 and flask framework [30]. By default, we use GPT4 [18] as the LLM and JasperGold [27] as the model checker, but the framework is agnostic to the underlying tools. We extended the frontend of [4] to handle the human feedback. The frontend web interface (see Figure 2 in the appendix) has four important elements: "Prompt", "Circuit in Verilog", "Subtranslations", and "Final Result". The tool takes a natural language circuit property as input and output concrete SVA under the context of specific circuit designs along with sub-translations. Users can also optionally add sub-translations and adjust model hyper-parameters (model temperature and the number of sampling tries). To take in human feedback, users can edit, delete and add sub-translations from the frontend.

Currently under development is providing the model checker feedback to the language model and the user. The backend also handles prompt generation, API calls to the LLM, and post-processing of LLM feedback, i.e., selecting the most promising translation based on model confidence score.

To generate high-quality SVA translations, we use the "few-shot prompting" [2] technique. The body of the prompt consists of a fixed prompt and an interactive prompt. The minimal fixed prompt shown in Appendix B includes only one simple circuit design and four translation examples. And the interactive prompt includes the user-uploaded circuit, natural language circuit property, and the optional sub-translation. In the few-shot examples, we adopt the "chain-of-thought" [31] technique to help LLM reason. The purpose of the fixed prompt is to show LLM how to produce a useful response in the format we expect. Hence, we append the interactive prompt to the end of the fixed prompt so we can expect the LLM to fill in the translated SVA the same way we do in the fixed prompt. In our case, we can expect the LLM-translated SVA to be right after `So` the final SVA translation is and end with the `FINISH` token.

We are susceptible to outside computational resources and API limitations. For example, the default GPT-4 API only supports up to 8192 tokens of context memory. This means that for complex circuit designs, we have to manually decompose large circuits into smaller independent modules to feed into the framework. For future work, we plan to implement a preprocessing step that automatically extracts only the necessary information of the circuit for the LLM to succeed in the translation task. We plan to conduct more experiments on real-work circuit designs and collect more feedback from the framework users. To enhance the generated SVA quality, we will continue to improve our prompting techniques and even formulate the model checker generated counter-examples to feedback to the LLM.

4 CONCLUSION

In this extended abstract, we have introduced `n12sva`, a framework that enables the translation of natural language specifications to SystemVerilog Assertions (SVA). We have provided an overview of the current state of development, described its implementation and highlighted the current challenges, especially handling large circuit designs.

REFERENCES

- [1] Armin Biere, Alessandro Cimatti, Edmund M Clarke, Ofer Strichman, and Yunshan Zhu. 2009. Bounded model checking. *Handbook of satisfiability* 185, 99 (2009), 457–481.
- [2] Tom Brown, Benjamin Mann, Nick Ryder, Melanie Subbiah, Jared D Kaplan, Prafulla Dhariwal, Arvind Neelakantan, Pranav Shyam, Girish Sastry, Amanda Askell, et al. 2020. Language models are few-shot learners. *Advances in neural information processing systems* 33 (2020), 1877–1901.
- [3] Edmund M Clarke. 1997. Model checking. In *Foundations of Software Technology and Theoretical Computer Science: 17th Conference Kharagpur, India, December 18–20, 1997 Proceedings* 17. Springer, 54–56.
- [4] Matthias Cosler, Christopher Hahn, Daniel Mendoza, Frederik Schmitt, and Caroline Trippel. 2023. nl2spec: Interactively Translating Unstructured Natural Language to Temporal Logics with Large Language Models. arXiv:2303.04864 [cs.LO]
- [5] Matthias Cosler, Frederik Schmitt, Christopher Hahn, and Bernd Finkbeiner. 2023. Iterative Circuit Repair Against Formal Specifications. In *International Conference on Learning Representations (to appear)*.
- [6] Jacob Devlin, Ming-Wei Chang, Kenton Lee, and Kristina Toutanova. 2018. Bert: Pre-training of deep bidirectional transformers for language understanding. *arXiv preprint arXiv:1810.04805* (2018).
- [7] Sergey Edunov, Myle Ott, Michael Auli, and David Grangier. 2018. Understanding back-translation at scale. *arXiv preprint arXiv:1808.09381* (2018).
- [8] Harry Foster, Kenneth Larsen, and Mike Turpin. 2006. Introduction to the new accelerera open verification library. In *DVCon'06: Proceedings of the Design and Verification Conference and exhibition*. Citeseer.
- [9] Harry Foster, Erisch Marschner, and Yaron Wolfsthal. 2005. IEEE 1850 PSL: The next generation. In *Proceedings of Design and Verification Conference and exhibition (DVCON)*.
- [10] Leo Gao, Stella Biderman, Sid Black, Laurence Golding, Travis Hoppe, Charles Foster, Jason Phang, Horace He, Anish Thite, Noa Nabeshima, et al. 2020. The pile: An 800gb dataset of diverse text for language modeling. *arXiv preprint arXiv:2101.00027* (2020).
- [11] Christopher Hahn, Frederik Schmitt, Jens U Kreber, Markus Norman Rabe, and Bernd Finkbeiner. 2021. Teaching Temporal Logics to Neural Networks. In *International Conference on Learning Representations*.
- [12] Christopher Hahn, Frederik Schmitt, Julia J Tillman, Niklas Metzger, Julian Siber, and Bernd Finkbeiner. 2022. Formal Specifications from Natural Language. *arXiv preprint arXiv:2206.01962* (2022).
- [13] Jie He, Ezio Bartocci, Dejan Ničković, Haris Isakovic, and Radu Grosu. 2022. DeepSTL: from english requirements to signal temporal logic. In *Proceedings of the 44th International Conference on Software Engineering*. 610–622.
- [14] Sasan Iman and Sumita Joshi. 2007. *The e hardware verification language*. Springer Science & Business Media.
- [15] Jens U Kreber and Christopher Hahn. 2021. Generating Symbolic Reasoning Problems with Transformer GANs. *arXiv preprint arXiv:2110.10054* (2021).
- [16] Aitor Lewkowycz, Anders Andreassen, David Dohan, Ethan Dyer, Henryk Michalewski, Vinay Ramasesh, Ambrose Slone, Cem Anil, Imanol Schlag, Theo Gutman-Solo, et al. 2022. Solving quantitative reasoning problems with language models. *arXiv preprint arXiv:2206.14858* (2022).
- [17] Makai Mann, Ahmed Irfan, Florian Lonsing, Yahan Yang, Hongce Zhang, Kristopher Brown, Aarti Gupta, and Clark Barrett. 2021. Pono: a flexible and extensible SMT-based model checker. In *Computer Aided Verification: 33rd International Conference, CAV 2021, Virtual Event, July 20–23, 2021, Proceedings, Part II* 33. Springer, 461–474.
- [18] OpenAI. 2023. GPT-4 Technical Report. arXiv:2303.08774 [cs.CL]
- [19] Preeti Ranjan Panda. 2001. SystemC: a modeling platform supporting multiple design abstractions. In *Proceedings of the 14th international symposium on Systems synthesis*. 75–80.
- [20] Amir Pnueli. 1977. The temporal logic of programs. In *18th Annual Symposium on Foundations of Computer Science (sfcs 1977)*. ieee, 46–57.
- [21] Markus N Rabe and Christian Szegedy. 2021. Towards the automatic mathematician. In *International Conference on Automated Deduction*. Springer, Cham, 25–37.
- [22] Alec Radford, Karthik Narasimhan, Tim Salimans, Ilya Sutskever, et al. 2018. Improving language understanding by generative pre-training. (2018).
- [23] Colin Raffel, Noam Shazeer, Adam Roberts, Katherine Lee, Sharan Narang, Michael Matena, Yanqi Zhou, Wei Li, and Peter J. Liu. 2020. Exploring the Limits of Transfer Learning with a Unified Text-to-Text Transformer. *Journal of Machine Learning Research* 21, 140 (2020), 1–67. <http://jmlr.org/papers/v21/20-074.html>
- [24] Clément Rebuffel, Laure Soulier, Geoffrey Scuttheeten, and Patrick Gallinari. 2020. A hierarchical model for data-to-text generation. In *Advances in Information Retrieval: 42nd European Conference on IR Research, ECIR 2020, Lisbon, Portugal, April 14–17, 2020, Proceedings, Part I* 42. Springer, 65–80.
- [25] Teven Le Scao, Angela Fan, Christopher Akiki, Ellie Pavlick, Suzana Ilić, Daniel Hesslow, Roman Castagné, Alexandra Sasha Luccioni, François Yvon, Matthias Gallé, et al. 2022. Bloom: A 176b-parameter open-access multilingual language model. *arXiv preprint arXiv:2211.05100* (2022).
- [26] Frederik Schmitt, Christopher Hahn, Markus N Rabe, and Bernd Finkbeiner. 2021. Neural circuit synthesis from specification patterns. *Advances in Neural Information Processing Systems* 34 (2021), 15408–15420.
- [27] Cadence Design Systems. 2021. JasperGold Formal Verification Platform. https://www.cadence.com/en_US/home/tools/system-design-and-verification/formal-and-static-verification/jasper-gold-verification-platform.html. Accessed: 2023-05-09.
- [28] Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N Gomez, Łukasz Kaiser, and Illia Polosukhin. 2017. Attention is all you need. *Advances in neural information processing systems* 30 (2017).
- [29] Srikanth Vijayaraghavan and Meeyappan Ramanathan. 2005. *A practical guide for SystemVerilog assertions*. Springer Science & Business Media.
- [30] V Rama Vyshnavi and Amit Malik. 2019. Efficient Way of Web Development Using Python and Flask. *Int. J. Recent Res. Asp* 6, 2 (2019), 16–19.
- [31] Jason Wei, Xuezhi Wang, Dale Schuurmans, Maarten Bosma, Ed Chi, Quoc Le, and Denny Zhou. 2022. Chain of thought prompting elicits reasoning in large language models. *arXiv preprint arXiv:2201.11903* (2022).
- [32] Hasini Witharana, Yangdi Lyu, Subodha Charles, and Prabhat Mishra. 2022. A survey on assertion-based hardware verification. *ACM Computing Surveys (CSUR)* 54, 11s (2022), 1–33.
- [33] Yuxiang Wu and Baotian Hu. 2018. Learning to extract coherent summary via deep reinforcement learning. In *Proceedings of the AAAI conference on artificial intelligence*, Vol. 32.
- [34] Yuhuai Wu, Albert Q Jiang, Wenda Li, Markus N Rabe, Charles Staats, Mateja Jamnik, and Christian Szegedy. 2022. Autoformalization with large language models. *arXiv preprint arXiv:2205.12615* (2022).
- [35] Zhilin Yang, Zihang Dai, Yiming Yang, Jaime Carbonell, Russ R Salakhutdinov, and Quoc V Le. 2019. Xlnet: Generalized autoregressive pretraining for language understanding. *Advances in neural information processing systems* 32 (2019).
- [36] Eric Zelikman, Yuhuai Wu, and Noah D Goodman. 2022. Star: Bootstrapping reasoning with reasoning. *arXiv preprint arXiv:2203.14465* (2022).

A CIRCUITS

A.1 Finite State Machine

```

1 module fsm_example(
2     input clk,
3     input reset,
4     input c,
5     output valid
6 );
7 parameter [3:0]
8     idle = 3'd0,
9     one_str = 3'd1,
10    zero_str = 3'd2,
11    valid_str = 3'd4,
12    invalid_str = 3'd3;
13 reg [2:0] state, nxt_state;
14 always @(c or state or reset) begin
15     if (reset) begin
16         nxt_state = idle;
17         valid = 0;
18     end else begin
19         valid = 0;
20         case(state)
21             idle: if (c) begin
22                 nxt_state = one_str;
23             end else begin
24                 nxt_state = idle;
25             end
26         one_str: if (c) begin
27                 nxt_state = one_str;
28             end else begin
29                 nxt_state = zero_str;
30             end
31         zero_str: if (c) begin

```

```

32         nxt_state =
33             valid_str;
34     end else begin
35         nxt_state = zero_str
36             ;
37     end
38     valid_str: begin
39         if (c) begin
40             nxt_state =
41                 valid_str;
42         end else begin
43             nxt_state =
44                 invalid_str
45             ;
46         end
47         valid = 1;
48     end
49     invalid_str: begin
50         nxt_state =
51             invalid_str;
52         valid = 0;
53     end
54     default: nxt_state = 3'bx;
55 endcase
56 end
57 always @(posedge clk) begin
58     state <= nxt_state;
59 end
60 endmodule

```

A.2 D-Flip-Flop

```

1  module RisingEdge_DFliPFlOp_AsyncResetHigh(D,
2     clk, async_reset, Q);
3  input D; // Data input
4  input clk; // clock input
5  input async_reset; // asynchronous reset high
6     level
7  output reg Q; // output Q
8  always @(posedge clk or posedgE async_reset)
9  begin
10     if(async_reset==1'b1)
11         Q <= 1'b0;
12     else
13         Q <= D;
14     end
15 endmodule

```

B PROMPT

```

1  Following is the design for tff:
2
3  module tff (
4     input wire clk,
5     input wire reset,
6     input wire T,
7     output wire Q
8 );
9  reg Q_reg;

```

```

10 always @(posedge clk or posedgE reset) begin
11     if (reset) begin
12         Q_reg <= 1'b0;
13     end else begin
14         if (T) begin
15             Q_reg <= ~Q_reg;
16         end
17     end
18 end
19 assign Q = Q_reg;
20 endmodule

```

22 Natural Language: on falling clock ticks, if reset is true then output is true in the next one or two cycles.

23 Explanation: "reset" from the input translates to the atomic proposition `restn` in the tff module and "output" translates to the atomic proposition `Q` in the tff module. The clock tick is the atomic proposition `clk` in the tff module.

24 Explanation: `##[1:2] Q` means that `Q` is true on the next clock, or on the one following (or both). `|->` is the implication operator, so this assertion checks that whenever `restn` is asserted, `Q` must be asserted on the next clock, or the following clock.

25 "on falling clock edge" translates to `@(negedge clk)`.

26 Explanation dictionary: {"on falling clock ticks": "@(negedge clk)", "if ... then ...": "|->", "in the next one or two cycles": "##[1:2]", "reset": "restn", "output": "q"}

27 So the final SVA translation is `assert property (@(negedge clk) restn |-> ##[1:2] Q).FINISH`

28

29 Natural Language: all inputs are never true at the same time during any point of simulation.

30 Explanation: there are three inputs: `clk`, `reset`, `T`. There is one output: `Q`.

31 Explanation dictionary: {"all three inputs": "clk && reset && T", "never true": "!"}

32 So the final SVA translation is `assert property (!(clk && reset && T)).FINISH`

33

34 Natural Language: at least two inputs are true at the same time during any point of simulation.

35 Explanation dictionary: {"least two inputs": "(clk && reset) || (reset && T) || (clk && T)"}.

36 So the final SVA translation is `assert property ((clk && reset) || (reset && T) || (clk && T)).FINISH`

37

38 Natural Language: The circuit output is always valid.




Fig. 2. Frontend Interface of n12sva.

```
39 Explanation: The circuit is valid when the
    output (Q) either remains the same or
    toggles when the input (T) is high during
    a rising edge of the clock.
40 So the final SVA translation is assert
    property @(posedge clk) (T === 1'b1) |-> (
    Q_reg === ~$past(Q_reg)) ##1 (T === 1'b0)
    |-> (Q_reg === $past(Q_reg)).FINISH
```