# SHORTCIRCUIT: ALPHAZERO-DRIVEN GENERATIVE CIRCUIT DESIGN

Anonymous authors

Paper under double-blind review

### ABSTRACT

Chip design relies heavily on generating Boolean circuits, such as AND-Inverter Graphs (AIGs), from functional descriptions like truth tables. This generation operation is a key process in logic synthesis, a primary chip design stage. While recent advances in deep learning have aimed to accelerate circuit design, these efforts have mostly focused on tasks other than synthesis, and traditional heuristic methods have plateaued. In this paper, we introduce ShortCircuit, a novel transformer-based architecture that leverages the structural properties of AIGs and performs efficient space exploration. Contrary to prior approaches attempting end-to-end generation of logic circuits using deep networks, ShortCircuit employs a two-phase process combining supervised with reinforcement learning to enhance generalization to unseen truth tables. We also propose an AlphaZero variant to handle the double exponentially large state space and the reward sparsity, enabling the discovery of near-optimal designs. To evaluate the generative performance of our model, we extract 500 truth tables from a set of 20 real-world circuits. ShortCircuit successfully generates AIGs for 98% of the 8-input test truth tables, and outperforms the state-of-the-art logic synthesis tool, ABC, by 18.62% in terms of circuits size.

025 026 027

024

004

006

008 009

010 011

012

013

014

015

016

017

018

019

021

#### 1 INTRODUCTION

028 029

The rapid proliferation of AI has triggered an unprecedented surge in computational demands, exceeding the capabilities of existing hardware and thereby becoming a major bottleneck to AI's 031 continued growth. Chip design plays a pivotal role in enabling the next-generation of computing systems. However, traditional methodologies struggle to keep pace with the accelerating demands, 033 underscoring the need for innovative chip design approaches to accelerate the design process and 034 discover novel architectures. At its core, a chip is the physical embodiment of a Boolean function, transforming binary inputs into desired outputs. Creating these embodiments is facilitated by logic synthesis, a crucial step in chip design that converts functional descriptions into directed graphs 037 comprising logic gates. The resulting circuit must balance competing objectives, including power 038 efficiency, performance, and silicon area (PPA), presenting a formidable optimization challenge. In this paper, we investigate the use of Machine Learning (ML) to generate optimized digital circuits directly from Boolean logic specifications, offering a fresh perspective on the chip design process. 040

041 Truth tables provide a complete and unambiguous way of representing a Boolean function by 042 exhaustively enumerating the output values for all possible binary input combinations. As such, we 043 use truth tables as the input Boolean logic description for our problem. The output of our approach are 044 directed graphs (DAGs) in the form of an AND-Inverter Graphs (AIGs), a widely used data structure in Electronic Design Automation (EDA) (Mishchenko and Brayton, 2006; Wolf et al., 2013). AIGs consist of 2-input AND-gates as nodes, connected with normal or inverted wires, offering a simple, 046 scalable, and universal intermediate representation for various EDA applications. Their popularity in 047 the industry stems from their ability to efficiently represent complex Boolean functions, making them 048 an ideal choice for our ML-based circuit generation approach. 049

Recent efforts attempt to accelerate chip production by leveraging the development of ML methods at different steps of EDA (Huang et al., 2021; Gubbi et al., 2022), notably for placement (Ward et al., 2012), routing (Alawieh et al., 2020), and for logic synthesis (Tu et al., 2024). Rather than directly tackling the graph generation problem, most ML methods for logic synthesis focus on the optimization of synthesis recipes, which are sequences of operators acting on a logic graph to

modify its structure while preserving the associated boolean function. More recently, deep-generative methods emerged aiming to generate logic graphs rather than sequences of graph operators d'Ascoli et al. (2024); Li et al. (2024a); Dong et al. (2023). The generative approach offers higher potential as it offers more flexibility than working with a fixed set of operators; on the other hand, this approach involves exploring a much larger space, due to the double exponential growth of the search space with the number of Boolean function inputs.

060 Such a vast search space renders traditional ML methods ineffective for optimal AIG generation. 061 However, recent advances have demonstrated that, with tailored model architectures and exploration-062 exploitation-aware training protocols, remarkable performance can be achieved even in tasks involving 063 such large spaces. Indeed, we can attribute the success of methods like AlphaGO Silver et al. (2016), 064 AlphaZero Silver et al. (2017), AlphaFold Jumper et al. (2021) and even the emergence of large language models Devlin et al. (2019); Kaplan et al. (2020) to the development of custom model 065 architectures capturing structural properties of board games, proteins, or language. Moreover, 066 the training of these models either leverages naturally abundant data or employs specific data-067 augmentation and exploration-exploitation strategies to improve their performance. 068

In this work, we propose ShortCircuit, a new transformer-based architecture structurally adapted for
 generating AND-Inverter graphs. Our transformer takes logic nodes represented as truth tables as
 input, and each forward pass predicts the next AND node to create in order to realize a target truth
 table. Moreover, we utilize an AlphaZero policy variant to effectively navigate the large state space
 and discover more compact designs.

074 We summarize our contributions as follows. i) We formally define the challenging problem of 075 generating AIGs from target truth tables, characterized by a doubly exponential state space and a 076 quadratically expanding action space. ii) We introduce ShortCircuit, a novel AIG-aware transformer-077 based architecture, enabling effective exploration of this vast search space. iii) We propose a two-step training approach, combining supervised learning and reinforcement learning, to efficiently learn generalizable patterns and prune the search space, improving solution quality and scalability. Finally, 079 iv) we empirically demonstrate the effectiveness of ShortCircuit by producing circuits 18.62% smaller 080 compared to the state-of-the-art logic synthesis, tool ABC (Mishchenko et al., 2007), and showcase 081 the potential of ML methods to revitalize the field of logic synthesis with a fresh perspective.

We organize the rest of the paper by introducing the necessary concepts and related works in section 2, which provides a grounding for the formal problem formulation that we present in section 3. We then detail our proposed approach, notably our model architecture 4 and our tailored training procedure in section 5. We finally present in section 6 an empirical evaluation of our method's performance.

087 088

089

### 2 BACKGROUND

A digital circuit cascades logic gates to realize a Boolean function  $f : \{0, 1\}^n \to \{0, 1\}^m$ , mapping a Boolean vector of size n to a Boolean vector of size m. An And-Inverter Graph (AIG) is a Directed Acyclic Graph (DAG) that is commonly used to represent a Boolean function at the early stage of the chip design process, due to its simplicity and ubiquity.

094 095

### 2.1 AND-INVERTER GRAPHS

096 An AIG is composed of three types of nodes, (1) primary inputs, which we also refer to as inputs, (2) primary outputs, which we call the outputs, and (3) 2-input AND-nodes representing the logic 098 gate AND. In this work, we focus on the generation of single output AIGs that represent Boolean functions of the form  $f: \{0,1\}^n \to \{0,1\}$  as they play an important role in logic synthesis. Fig. 1 100 illustrates the structure of an AIG with n = 3 inputs, where  $\{I_k\}_{1 \le k \le 3}$  represent input nodes,  $\wedge_4, \wedge_5$ 101 are AND gates, and O is the output. Edge orientation indicates the direction of the Boolean signal 102 propagation from one node (called fanin) to another (called fanout). Moreover, the two types of 103 edges, plain and dashed, in Fig. 1 indicate that the Boolean signal can be inverted when going from a 104 fanin to a fanout. The primary output is always connected to a single AND node with a direct or an 105 inverter link. As AIGs only contain AND operations and Boolean inversions, we can map them to a canonical form (CNF). For instance, the CNF of the AIG in Fig. 1 naturally derived from its topology 106 is  $O = \neg(\neg(I_1 \land I_2) \land I_3)$ , and we can conversely easily go from a CNF to an AIG. Moreover, 107 applying equivalence-preserving operations to the CNF produces new CNFs that still encode the

Output Node

109 110 111

108



119

120 121

122

123 124 125

126

127

128

129 130



$I_3$	$I_2$	$I_1$	$I_1$	$I_2$	$I_3$	$\wedge_4$	$\wedge_5$	0
0	0	0	0	0	0	0	0	1
0	0	1	1	0	0	0	0	1
0	1	0	0	1	0	0	0	1
0	1	1	1	1	0	1	0	1
1	0	0	0	0	1	0	1	0
1	0	1	1	0	1	0	1	0
1	1	0	0	1	1	0	1	0
1	1	1	1	1	1	1	0	1

Figure 1: Representation of an AIG, showing the truth table associated to each node.

Table 1: Truth table of each node appearing in the AIG from Fig. 1

same Boolean function. Similarly, topologically distinct AIGs can realize the same function, and to compare the quality of two AIGs a primary criterion is to compare their sizes, measured by the number of gates they contain (Mishchenko and Brayton, 2006). Smaller AIGs are generally preferred as they simplify subsequent tasks such as placement and routing, and lead to more efficient circuits.

### 2.2 TRUTH TABLES

131 As for any other logical graphs, we can capture the behavior of an AIG by propagating Boolean 132 values from its primary inputs to its primary outputs and applying the logical operations encountered 133 on the directed paths. Considering again the exemplar AIG from Fig. 1, if  $I_1 = 1$ ,  $I_2 = 1$ , and 134  $I_3 = 0$ , propagating the Boolean signals we can verify that the AIG output at O is 1. By enumerating 135 all possible input combinations and recording the corresponding output values for each gate, we can 136 build the AIG's full truth table, as shown in Table 1. Each row corresponds to the values of the AIG 137 nodes for a specific set of entries  $(I_1, I_2, I_3) = (i_1, i_2, i_3) \in \{0, 1\}^3$  displayed on the left part of the 138 table. We can extract from this representation a binary vector of size  $2^n$  for each AIG node. For 139 instance, the "truth table" vector representation of node  $\wedge_4$  is  $(0\ 0\ 0\ 1\ 0\ 0\ 0\ 1)^{\top}$ , and the primary output one is  $(1\ 1\ 1\ 1\ 0\ 0\ 0\ 1)^{\top}$ . After discussing related works in more details, we will explain in 140 141 the next section how our method utilizes this rich vector representation to perform AIG generation.

142 143

144

145

### 2.3 RELATED WORKS

We discuss heuristics for AIG generation and ML methods for logic operator sequence optimization in Appendix C, and focus here on the deep learning approaches tailored to logic graph generation.

146 147

Learning to Generate One Circuit at a Time A first approach to generate Boolean networks 148 with deep neural networks consists of substituting the gates and wires of a logic circuit by learnable 149 nodes and connections to form a neural network (Belcak and Wattenhofer, 2022; Zimmer et al., 2023; 150 Hillier et al., 2023). The network parameters are learnt by minimizing the error made by forward 151 passes compared to the target binary output. On the one hand, this method allows to cope with larger 152 number of primary inputs as, instead of learning an entire family of logic graphs (e.g., the 8-input 153 AIGs), it is specialized on one particular target truth table. On the other hand, it requires to train a new 154 neural network for each target truth table, representing a significant runtime bottleneck. Therefore, 155 several works inspired by the development of foundational generative models have followed another 156 direction, consisting in learning the synthesis process itself with a deep neural network.

157

**Learning Circuit Synthesis using Deep Learning** While Roy et al. (2021) use a CNN backbone to generate prefix circuits by adding or deleting nodes in a  $N \times N$  grid, Li et al. (2024b) employ an auto-regressive diffusion model to generate DAG for high-level synthesis stage, and Dong et al. (2023) design a two-level GNN architecture to synthesize analog circuits that work with non-binary signals. Closer to our work are Boolformer (d'Ascoli et al., 2024) and Circuit Transformer (CT) (Li 162 et al., 2024a), both tackling digital network synthesis with an auto-regressive transformer-based 163 architecture. They train their policies with a supervised training phase, predicting the next element 164 of a logic graph given a target truth table, and doing inference through beam-search or MCTS 165 simulations. Contrary to our work, Boolformer and CT use a symbolic representation of the Boolean 166 formula associated to a logic graph that is encoded via depth-first search. Therefore instead of representing already built nodes by their truth tables and predicting the next node to add to the graph, 167 they tokenize the symbols and let their model generate the next symbol of the logic formula (a logical 168 operation, an input or an output), which requires more forward passes than for our method to produce a similar AIG. Besides, given a target truth table  $T_{\star}$ , Boolformer directly takes as input the boolean 170 representation of  $T_{\star}$  as we do, while Li et al. (2024a) pass a (non-optimal) AIG realizing  $T_{\star}$  to the 171 CT to generate an improved logic network. 172

173 174

175

### **3 PROBLEM DEFINITION**

Truth tables encompass the results for all possible input values, but do not provide sufficient structural
information to derive an AIG with the corresponding output representation. Heuristics that generate a
Boolean expression, or equivalently an AIG, from a truth table generally lead to exponentially large
solutions that need further refinement. Consequently, solving this AIG generation problem would
significantly impact digital circuit design.

**Problem Definition:** Given a target truth table  $T_* \in \{0, 1\}^n$ , construct an AIG with the minimum number of nodes, such that its output node O has a truth table  $T_O$  that matches  $T_*$ .

Note that the size of a truth table associated with an *n*-input AIG is  $2^n$ , thus, the set containing all truth tables of size  $2^n$  has a cardinality of  $2^{2^n}$ , which corresponds to a magnitude of  $10^{19}$  for the space of truth tables that a 6-input AIG can represent. Exploring such a large space efficiently requires developing specific models and training techniques. These must exploit the structural properties of the problem while managing the exploration-exploitation trade-off inherent in such scenarios.

188 189

### 3.1 STATE REPRESENTATION & NOTATIONS

190 We formally define an AIG with n inputs as a graph  $\mathcal{G} = (V, E)$ , where V and E represent the node 191 and edge sets. To capture the dynamic nature of AIG construction, we introduce a temporal parameter, 192 t, which simultaneously represents the current time step and the number of AND-nodes in the graph, 193 denoted as  $\mathcal{G}_t = (V_t, E_t)$ . This allows us to model the evolution of the AIG over time, with the graph 194 growing as new AND-nodes are added. We assign a unique integer ID to each node in the graph, 195 regardless of its type; thus, at time t the node set is  $V_t = \{I_1, \ldots, I_n, \wedge_{n+1}, \ldots, \wedge_{n+t}\}$ , or with a 196 node-type agnostic notation,  $V_t = \{v_1, \ldots, v_{n+t}\}$ . Following this notation, the graph  $\mathcal{G}_0$  represents 197 an AIG containing only input nodes, i.e., with  $V_0 = \{I_1, I_2, ..., I_n\}$ .

In our generative process, we encode the state corresponding to AIG  $\mathcal{G}_t$  as a 3-tuple  $s_t = (\mathcal{T}_t, \mathcal{T}_\star, \mathcal{A}_t)$ . 199 Here,  $\mathcal{T}_t = \{T_1, T_2, ..., T_{n+t}\}$  is the set of truth tables associated with the current nodes,  $T_*$  is the 200 target truth table, and  $A_t = \{a_{n+1}, a_{n+2}, ..., a_{n+t}\}$  is the ordered set of actions performed so far. 201 Each action generates a new AND-node by connecting two existing nodes in one of four possible 202 configurations:  $(v_i, v_j)$ ,  $(v_i, \neg v_j)$ ,  $(\neg v_i, v_j)$ , and  $(\neg v_i, \neg v_j)$ . Our goal is to perform a series of 203 N actions, transforming  $\mathcal{G}_0$  into a terminal AIG  $\mathcal{G}_N$  such that the truth table of the last generated 204 AND-node,  $T_{n+N}$ , matches or is the negation of the target truth table  $T_{\star}$ . Note that our environment is stateful, as its history influences future decisions. Furthermore, our environment poses an additional 205 challenge due to its action space expanding quadratically with each new node we add. 206

207 208

### 4 MODEL ARCHITECTURE

209 210

We propose an iterative approach to AIG construction, where we gradually build the circuit, starting with  $\mathcal{G}_0$  and letting our model decide at each step which AND-node to add, aiming at realizing a given target truth table  $T_{\star}$ . To generate the next gate, the model takes the set of existing nodes as input, and it outputs a probability distribution over the set of AND-nodes that can be built by combining any pair of already existing nodes, taking edge types into account. Formally, let  $|V_t|$  denote the number of nodes in the current state of the graph, then the action space is a  $4 \times |V_t| \times |V_t|$  tensor, where each  $|V_t| \times |V_t|$  slice corresponds to a connection type. Specifically, the cell (i, j) in a given slice indicates



Figure 2: ShortCircuit model takes as inputs a target truth table  $T_{\star}$  and the truth tables of the already built nodes. It first appends a type-dependent positional encoding before going through several transformer layers. Then, the model is split into two heads respectively outputting a probability distribution over the next possible actions (policy module on the left), and a value reflecting the quality of the current inputs (value module on the right).

256

236

237

238

239

242 the probability of connecting node  $v_i$  with  $v_j$ , and the slice index  $\epsilon \in \{1, 2, 3, 4\}$ , corresponds to a 243 combination of specific edge types:  $(v_i, v_j)$ ,  $(\neg v_i, v_j)$ ,  $(v_i, \neg v_j)$ , or  $(\neg v_i, \neg v_j)$ . Therefore, we can 244 sample a triplet  $(\epsilon, i, j)$  following the distribution given by this  $4 \times |V_t| \times |V_t|$  tensor and add the 245 corresponding node to the graph. The process ends when the truth table of the sampled node matches 246 either the target one  $T_{\star}$  or its full negation  $\neg T_{\star}$ , or after reaching a maximum number of steps  $N_{\text{max}}$ . 247

To effectively explore and prune the vast state space, our 248 model comprises a policy and a value module to assess inter-249 mediate states and strategically get closer to the desired target. 250 As shown on Fig. 2, our architecture consists of a shared core 251 embedding the truth tables applying position encodings and 252 *H* transformer encoder layers. Then, the hidden embeddings 253 are passed as input to the 4 stacked policy modules and to the value module. The policy modules combined with a softmax 254 produce a distribution over next actions, and the value module 255 ending with tanh predicts an expected reward in [-1, 1].

$\epsilon$	Build $\wedge_i$	fror	$n(\epsilon,i,j)$
1	$\wedge_i$	$\wedge$	$\wedge_j$
2	$\neg \wedge_i$	$\wedge$	$\wedge_i$
3	$\wedge_i$	$\wedge$	$\neg \wedge_i$
4	$\neg \wedge_i$	$\wedge$	$\neg \wedge_i$

Table 2: Connector types for each  $\epsilon$ .

257 **Positional Encoding (PE)** In natural language processing (NLP) tasks, PE allows transformers to 258 capture a sequential relation in the inputs. In our setting, we do not need to hint the model about the 259 graph structure graph, as the truth tables already convey all the necessary information. Moreover, 260 the self-attention operation should treat every node equally, as there is no limitation regarding which 261 two nodes can be combined to form a new node. Nevertheless, the model should be able to treat 262 differently the built nodes and the target truth table, leading us to introduce two learnable positional 263 encoders to distinguish them ("Node PE" on Fig. 2).

264 265 **Policy Module** Transformers are the state-of-the-art architecture to handle sequential data. These 266 models particularly shine when trained to predict the next token in a sequence by outputting a 267 fixed-size tensor representing a sampling probability over a token glossary. In our case though, the set of nodes that we can build grows at each step, as more pairs of nodes can be combined to produce 268 the next node. Inspired by NLP tasks, for which attention scores among related tokens are high, we 269 use attention to guide next node generation. Thus, we directly use the final self-attention map of four parallel policy modules to get the probability to connect any two nodes with specific edge types.
Each policy module has *P* transformer encoder layers and outputs a final self-attention layer. In
the last self-attention layer, we exclude the entry corresponding to the target node and returns the
self-attention scores based on the existing AIG nodes embeddings. We aggregate the scores from the
four policy modules and mask the ones associated to already built nodes and their negate versions.
We finally apply a softmax to the remaining scores to produce a single probability distribution.

Value Module The value module is a critical component to assess how favorable a state is and therefore prevent expanding unpromising states. Our value module consists of S many transformer encoder layers. As the quality of a state not only depends on the nodes that are present in the graph at that stage, but also on the target truth table that should be realized, the value module also uses the two learnable type-based positional encoders introduced above. After performing the embedding, we compute the cross-attention between the graph nodes and the target truth table, which yields a new vector representation of the target. Finally, we feed this vector to a linear layer producing a single value, which should reflect the quality of the current state.

284 285

286

296 297

276

## 5 TRAINING SHORTCIRCUIT

- 287 The sparse nature of the problem makes it practically impossible to discover functionally correct 288 graphs when exploring the double exponential state space uniformly. This challenge necessitates 289 a more effective training approach for our ShortCircuit. To address this, we propose a two-stage 290 training regimen consisting of a supervised pre-training stage to initialize the policy module, followed 291 by an AlphaZero-style fine-tuning phase to improve the policy module and train the value module. 292 Although pre-training the policy module provides a good prior to predict the most useful next actions, 293 simply following it does not guarantee that an AIG matching  $T_{\star}$  will be constructed due to the 294 inherent difficulty of the problem. This limitation highlights the importance of the fine-tuning stage, which aims to refine the policy module and leverage the value module for improved performance. 295
  - 5.1 PRE-TRAINING

Just as large language models in NLP are pre-trained using next-token prediction, we can pre-train our transformer model on a next-node prediction task. This approach requires a corpus of single-output AIGs that our model can learn to regenerate node by node, starting from the truth tables of the primary inputs and a target  $T_{\star}$ . Since the AIG generation problem has not yet been addressed by the ML community, there is no large, well-structured corpus of publicly available (truth table, AIG) pairs to perform this pre-training. Therefore, we first curate a dataset of single-output AIGs for the pre-training of ShortCircuit by leveraging existing open-source collections of digital circuits.

306 **Data Extraction** To generate an AIG dataset with the desired input and output sizes, we utilize 307 the EPFL benchmarks (Amarú et al., 2015), which contain a collection of 20 real circuits realizing 308 arithmetic and control functions. On average, the arithmetic and control circuits have 175 inputs and 137 outputs with 22520 AND-nodes, as detailed on Table 4 and 5. Since these circuits have more 309 inputs than the AIGs we aim to generate, we extract subgraphs, or cuts, from them. A cut refers to 310 a connected subset of nodes in the AIG that divides the graph into two disjoint parts. The root of 311 a cut is the node to which all directed paths within the cut converge to and a *leaf node* is a node in 312 the cut that have at least one fanin outside of the cut. By design, a cut forms a single-output AIG 313 with a number of inputs corresponding to the number of leaves. We defer to Appendix B.2 the full 314 description of the cut extraction method we develop to build a dataset of single-output AIGs. 315

316 **Data Preparation** Since our policy should predict the next action, i.e. the next node to add to 317 a partial AIG, we need to convert the AIGs we load from our training dataset into a sequence of 318 ground-truth actions. As different series of actions can lead to the same graph with N nodes, we first 319 sort the nodes of the training AIG we load into a topological order  $\{I_1, \ldots, I_n, \wedge_{n+1}, \ldots, \wedge_N\}$  (or 320  $\{v_1,\ldots,v_N\}$  with node-type agnostic notation), where  $\wedge_N$  is connected to the output O. We also 321 convert the AIG nodes into truth tables, as described in section 2, and use the truth table of O as the target  $T_{\star}$ . From the topological sequence of nodes, we build the sequence of actions that our 322 policy should learn to perform when its goal is to generate  $T_{\star}$ . As mentioned in section 4, creating 323 node  $v_k = (\neg)v_i \land (\neg)v_j$ , with  $1 \le i < j < k$ , corresponds to action  $a_k = (\epsilon, i, j)$ , whose first



Figure 3: We start data pre-processing by sorting the AIG nodes in topological order. Then, we identify the action types  $\epsilon \in \{1, 2, 3, 4\}$  based on the edges. Next, we build the sequence of actions  $\mathcal{A}$  and generate the global action tensor  $\mathcal{A} = (\mathcal{A}_1, \mathcal{A}_2, \mathcal{A}_3, \mathcal{A}_4)$ . We highlight the structure of  $\mathcal{A}_3$ , which contains a 1 at entries (1, 2) and (6, 7) for the generation of  $\wedge_5$  and  $\wedge_8$  (actions  $a_5$  and  $a_8$ ).

component  $\epsilon \in \{1, 2, 3, 4\}$ , indicates the types of the edges connecting  $v_k$  to its parents, as detailed in Table 2. This procedure leaves us with the sequence of actions  $\mathcal{A} = \{a_{n+1}, a_{n+2}, ..., a_N\}$ , starting with index n + 1 since the *n* primary inputs are given at the beginning of the AIG generation process.

To efficiently generate target action distributions, we aggregate all the actions into a sparse 3dimensional tensor  $\mathbf{A} = (\mathbf{A}_1, \mathbf{A}_2, \mathbf{A}_3, \mathbf{A}_4)$  where each element  $\mathbf{A}_{\epsilon}$  is a  $N \times N$  matrix representing the actions with connection type  $\epsilon$ . The value of the entry (i, j) of  $\mathbf{A}_{\epsilon}$  is set to 1 if  $(\epsilon, i, j)$  belongs to  $\mathcal{A}$  and to zero otherwise. Thus, if all the nodes up to  $v_k$  are already built, considering each submatrix  $\mathbf{A}_{\epsilon,1:k,1:k}$  taking the first k rows and k columns of  $\mathbf{A}_{\epsilon}$  allows to easily identify which nodes with connection  $\epsilon$  we could build next. Taking the submatrices for all values of  $\epsilon$ , we obtain the target action distribution by setting the entries corresponding to already performed actions at 0, and normalizing the resulting tensor. Fig. 3 illustrates this action tensor building procedure.

353 **Data Augmentation** The first data augmentation we employ consists of using the same AIG for 354 both targets  $T_{\star}$  and  $\neg T_{\star}$ . This is valid because we can generate one target or the other by connecting 355 the final node  $\wedge_N$  with the output O using a regular or an inverter edge. Our second data augmentation 356 leverages the fact that any order of truth table rows is valid, provided that the same order is used 357 for all the nodes. Since our ShortCircuit's inputs are truth tables, it is desirable for the model to be 358 invariant to row permutations. Formally, the model should generate the same next-action prediction whether it receives the truth tables  $T_1, \ldots, T_N$  and  $T_*$ , where  $T_i = (t_i^{(1)}, \ldots, t_i^{(2^n)}) \in \{0, 1\}^{2^n}$ , or when it gets the permuted truth tables  $\sigma(T_1), \ldots, \sigma(T_N), \sigma(T_*)$  where  $\sigma$  is a permutation in  $\mathbb{S}_{2^n}$  and  $\sigma(T_i) = (t_i^{(\sigma(1))}, \ldots, t_i^{(\sigma(2^n))})$ . As structurally encoding this invariance into our policy architecture 359 360 361 362 would be computationally too expensive, we apply random permutations to the inputs of our model during the training, which does not impact the other metadata introduced in the previous section.

364

336

337

338

339 340 341

342

343

344

365 **Pre-Training Flow** With the prepared augmented data, we can proceed to train our policy module to 366 match the ground-truth next-action distributions of our training set. For training loss, we experimented 367 with KL divergence and cross-entropy, both of which measure the distance between two probability 368 distributions. In practice, KL divergence loss yielded better results. Besides, the backbone of our 369 model being a transformer, we implement a custom masking strategy during training. to maintain 370 causality in the auto-regressive generation process. Since the primary inputs and the target truth table 371 are available from the start, and as there is no causality for their existence, we allow full attention for 372 their embeddings, and only apply a causal mask for the rest of the nodes.

373

5.2 FINE-TUNING

374 375

Fine-tuning aims to align the value and policy module so they operate effectively together. Unlike the
 policy module, we cannot properly initialize the value module during pre-training as the generated
 dataset only contains successful examples, which would mislead the value module to consider that

all states are "good". Skipping pre-training, though, would lead to a random exploration of the vast
search space of truth tables, which would likely result in encountering only "bad" states, preventing
the model from learning what a "good" state is. Therefore, the most viable option to train our value
module is through experience, by performing searches with a pre-trained policy module. We utilize
AlphaZero as the orchestration framework to refine the policy and value modules.

AlphaZero AlphaZero has demonstrated remarkable success in board games with enormous state spaces, such as chess (10<sup>44</sup>) and Go (10<sup>170</sup>). Since truth tables features similar state space problem, we adapt AlphaZero's effective search and pruning capabilities to navigate AIG generation. By combining a policy module to propose actions and a value module to evaluate state viability, AlphaZero strikes a balance between exploitation and exploration. We adapt and modify the selection strategy, predictor upper confidence bound applied to trees (PUCT) used by AlphaZero, as follows:

 $PUCT(s, a) = Q(s, a) + b Q(s, a; \theta) + c P(s, a; \theta) \frac{\sqrt{\sum_a N(s, a)}}{N(s, a) + 1}$ 

where, Q(s, a) represents the propagated discounted discovered reward, while  $Q(s, a; \theta)$  represents the predicted expected Q-value,  $P(s, a; \theta)$  is the policy module's probability distribution, N(s, a)394 tracks state visitations, and b and c are parameters balancing exploration and exploitation. Computing 395  $Q(s_t, a; \theta)$  for every action is too expensive, so we initialize  $Q(s_t, a) = Q(s_t, a; \theta) = 0$ , perform 396 the action that maximizes  $PUCT(s_t, a)$ , and only compute the value of the state  $Q(s_{t+1})$  once we 397 visit it. The term  $Q(s,a) + bQ(s,a;\theta)$  represents the exploitation in PUCT, as if during search 398 our method discovers a "good" state or a terminal state, we exploit it and focus the search locally 399 to discover more compact designs. The term  $P(s, a; \theta)$  suggests actions to perform, but the term 400  $\sqrt{\sum_{a} N(s,a)}/(N(s,a)+1)$  promotes exploration. 401

AlphaZero stores intermediate results and metadata, such as Q(s,a),  $Q(s,a;\theta)$ ,  $P(s,a;\theta)$ , and 402 N(s, a), in the nodes visited during MCTS. These nodes are associated with states and form a tree, 403 where edges indicate the actions performed to reach each node-state pair. When simulation starts, 404 we mark the initial state as the root node, compute the action distribution, and inject Dirichlet noise. 405 During simulation, AlphaZero follows PUCT to choose actions and continues until meeting one of the 406 three following stopping conditions: encountering a state s that is not expanded, reaching a maximum 407 number of steps, or arriving at a terminal state. If the state is not expanded, we need to compute 408  $Q(s;\theta)$  and  $P(s,a;\theta)$  for that state and we back-propagate  $Q(s;\theta)$  to the previous MCTS nodes, and 409 increment N(s, a). Once we complete the given number of simulations, AlphaZero applies the most 410 visited action,  $\operatorname{argmax}_{a \in \mathcal{A}} N(s, a)$ . In our case, we rather follow the observed discounted reward 411  $\operatorname{argmax}_{a \in \mathcal{A}} Q(s, a)$  as we find the visitation count signal too noisy given our simulation budget.

**413 Fine-Tuning Flow** Generating trajectories for millions of truth tables is computationally challeng- **414** ing. Thus, to best exploit our resources, our fine-tuning regimen consists of data collection and model **415** training processes. These data collectors generate trajectories and add their findings to a fixed length **416** replay buffer. Under the hood, the data collectors store the metadata, including truth tables and discov- **417** ered reward Q(s), of the MCTS root node for each step in the trajectory in the replay buffer. Successful **418** trajectories receive a reward of 1, while failed ones receive  $-\min(h_d(T_N, T_\star), h_d(T_N, \neg T_\star))$ , where **419**  $h_d$  is the Hamming distance and  $T_N$  is the last generated truth table.

The trainer process randomly samples data from the replay buffer and uses the truth tables as input for the model. Since the value module aims to predict the Q-value of a state, the goal is to minimize the mean squared error (MSE) between the predicted value and the retrieved Q(s). The target distribution for the policy module is the normalized number of visitations  $N(s,a)/\sum_a N(s,a)$ . Similar to pre-training, we minimize the KL-divergence between the output of the policy module and the target probability distribution. Finally, the trainer process broadcasts the updated weights asynchronously to the data collectors after a given number of training steps.

427

412

#### 6 EXPERIMENTAL EVALUATION

428 429

We introduce the implementation details such as model and search hyperparameters, datasets and
 baseline methods in section 6.1 and 6.2. We compare the effectiveness of ShortCircuit against several
 baselines in 6.3. Finally, section 6.4 presents a study on the impact of number of simulations.

# 432 6.1 EXPERIMENTAL SETUP

434 We train and evaluate ShortCircuit on the 8-input truth tables that we randomly extract from the EPFL 435 benchmark, as described in section 5.1. We specifically choose to test on these circuits, since they correspond to real-world Boolean functions that have more practical interest than uniformly random 436 truth-tables. In total, we extract 1.8 million AIGs with an average number of AND-nodes of 10.08. 437 We pre-train ShortCircuit with a batch size of 1024 for 250 epochs, and finetune the model until it 438 converges. Our model architecture is as depicted on Fig. 2 and uses transformer blocks following 439 Llama 3 (Meta Llama team, 2024) structure. We use are H = 4 and P = S = 3 transformer blocks 440 for the different parts with 16 heads and an intermediate embedding size of 4096, summing to 51.6 441 million parameters. During pre-training, we apply a uniformly sampled permutation transform to the 442 training sequences and a target negation transform both with probability 50%. 443

### 6.2 BASELINES

444

445

459

460 461

462

463

464

466

467

468

469

470

471 472

473

474

475

446 We derive each truth table in our test from the primary output of an extracted cut. Therefore, we can 447 use that cut as a baseline, denoted as Cut, as it is an AIG realizing the target truth table. Moreover, 448 we leverage a popular logic optimization flow, resyn2, that applies multiple operators to optimize 449 the Cut AIGs. While resyn2 cannot guarantee the optimality of the resulting AIGs, it provides a reliable optimality proxy for the current graph sizes, which we represent as a horizontal line 450 with the tick label **O**, when applicable. Additionally, we compare ShortCircuit against the state-451 of-the-art open-source logic synthesis tool ABC. This library applies a series of Boolean algebra 452 transformations to generate an AIG from a truth table. The sequence of commands we use in ABC 453 is as follows: read\_truth -x [truth table]; collapse; sop; strash; write 454 [outfile]. We also apply resyn2 to the obtained AIGs, which we denote as ABC+resyn2. 455 Finally, we compare ShortCircuit against Boolformer with default beam size of 10. This learned 456 method produces an optimized Boolean expression given a truth table, and we convert this expression 457 into an AIG without introducing any additional logic redundancy. 458

### 6.3 GENERATION QUALITY EXPERIMENTS

We evaluate ShortCircuit against our baselines on 500 truth tables associated with randomly sampled AIGs from the EPFL benchmarks. We allow ShortCircuit to attempt to generate a circuit with up to 30 AND-nodes. ShortCircuit performs 8 MCTS simulations and generates up to 20 AND-nodes in each simulation, before performing an action. The success rate of ShortCircuit on this test set is 98%.





478 Fig. 4a compares the average size of the successfully generated circuits compared to Cut, ABC, and 479 ABC+resyn2. ShortCircuit generates compact AIGs, near-optimal as indicated by the horizontal 480 line at the tick **O**, with an average time per generation of 1.83s. Specifically, ShortCircuit produces 481 circuits with 9.44 AND-nodes on average, which is 0.76% larger than the optimal ones that have 9.37 482 AND-nodes on average. Furthermore, the AIGs generated by ShortCircuit are significantly smaller than the ones from the baselines Cut and ABC, achieving a size reduction of 5.77% and 18.62%, 483 respectively. Finally, ShortCircuit produces slightly smaller AIGs than ABC+resyn2 by 0.26%. 484 While these results demonstrate the effectiveness of ShortCircuit, changes of parameters, such as 485 increasing the AND-node limits, can further improve the success rate, albeit causing extra runtime.

Fig. 4b compares the AIG sizes against the same baselines as above with the addition of Boolformer.
Boolformer successfully generated 85% of the given truth tables, so we report the results only on
the successfully generated by both learned methods. ShortCircuit still maintains similarly good
performance on this test subset as on the previous set shown on Fig. 4a. Boolformer produces larger
AIGs and fails in particular to generate the larger AIGs, but it produces a Boolean expression in about
0.75s. ShortCircuit's AIGs are 13.14% smaller while the running time, 1.2s, is comparable.

492 493 494

510

511

512

513

514 515

516

517

518 519

520

521

522 523 524 6.4 IMPACT OF NUMBER OF SIMULATIONS

To better understand the role of MCTS simulations in the performance of ShortCircuit, we investigate their impact on the success rate, the circuit size, and the execution time. Using the same test set of 500 truth tables as in section 6.3, we evaluate our method when it solely relies on its policy module. Fig. 5 illustrates how the success rate evolves as the number of MCTS simulations increases from 1 to 256. For clarity, we append an integer *i* next to our method's name (ShortCircuit[*i*]) to indicate the number of simulations we perform.

When using only 1 simulation, ShortCircuit[1] performs a greedy search, where the policy selects 501 the most likely action,  $a = \operatorname{argmax}_{a \in \mathcal{A}} P(s, a; \theta)$ . This greedy strategy yields a low success rate of 502 92.2% but benefits from a very short generation time of just 0.11s. On the other end, ShortCircuit[256] 503 achieves a significantly higher success rate of 98.6%, albeit with a much longer running time of 504 106.45s. Increasing the number of simulations enables the model to explore a larger – but still limited 505 - portion of the solution space, resulting in higher success rates and the discovery of more compact 506 designs. For example, ShortCircuit[256] generated as "optimal" AIGs as **O**. Fig. 6 highlights this 507 trade-off by revealing a Pareto front, suggesting that we can adjust the number of MCTS simulations 508 to achieve the desired balance between success rate, design quality, and running time. 509





Figure 5: ShortCircuit's success rate vs. number of MCTS simulations per action.



#### 7 CONCLUSION

In this paper, we introduced ShortCircuit, a novel transformer-based architecture for generating
 AIGs from a target truth table. Our approach combines a structurally aware transformer model with
 an AlphaZero-inspired policy variant, enabling efficient navigation through the doubly exponential
 state space associated with truth tables. In our experiments, we demonstrated the effectiveness of
 ShortCircuit in producing high-quality AIGs that are significantly smaller than those generated by
 one of the state-of-the-art logic synthesis tools ABC and the trained Boolformer. Specifically, our
 method achieved a relative size reduction of 18.62%, and 15.13% respectively.

This work contributes to the expanding field of ML applications in chip design, showcasing the potential of deep learning to revitalize the field with new perspectives. We demonstrated that it is possible to generate high-quality AIGs from truth tables, paving the way for future research in this area. Future work will focus on extending ShortCircuit to handle AIGs with multiple outputs, integrating our approach with existing logic synthesis tools, and exploring its application in industrial settings. Finally, our goal is to enable the creation of more efficient, scalable, and innovative computing systems, and we believe that ShortCircuit is an important step towards realizing this vision.

# 540 REFERENCES

- Alan Mishchenko and Robert K. Brayton. Scalable logic synthesis using a simple circuit structure.
   2006. URL https://api.semanticscholar.org/CorpusID:8597391.
- 544 Clifford Wolf, Johann Glaser, and Johannes Kepler. Yosys-a free verilog synthesis suite. 2013. URL
   545 https://api.semanticscholar.org/CorpusID:202611483.
- Guyue Huang, Jingbo Hu, Yifan He, Jialong Liu, Mingyuan Ma, Zhaoyang Shen, Juejian Wu,
  Yuanfan Xu, Hengrui Zhang, Kai Zhong, Xuefei Ning, Yuzhe Ma, Haoyu Yang, Bei Yu, Huazhong
  Yang, and Yu Wang. Machine learning for electronic design automation: A survey. ACM Trans.
  Design Autom. Electr. Syst., 26:40:1–40:46, 2021. URL https://api.semanticscholar.
  org/CorpusID:231839647.
- Kevin Immanuel Gubbi, Sayed Aresh Beheshti-Shirazi, Tyler Sheaves, Soheil Salehi, Sai Manoj
  PD, Setareh Rafatirad, Avesta Sasan, and Houman Homayoun. Survey of machine learning for
  electronic design automation. In *Proceedings of the Great Lakes Symposium on VLSI 2022*,
  GLSVLSI '22, page 513–518, New York, NY, USA, 2022. Association for Computing Machinery.
  ISBN 9781450393225. doi: 10.1145/3526241.3530834. URL https://doi.org/10.1145/
  3526241.3530834.
- Samuel I. Ward, Myung-Chul Kim, Natarajan Viswanathan, Zhuo Li, Charles J. Alpert, Earl E.
   Swartzlander, and David Z. Pan. Keep it straight: teaching placement how to better handle
   designs with datapaths. In ACM International Symposium on Physical Design, 2012. URL
   https://api.semanticscholar.org/CorpusID:8570378.
- Mohamed Baker Alawieh, Wuxi Li, Yibo Lin, Love Singhal, Mahesh A. Iyer, and David Z. Pan. High definition routing congestion prediction for large-scale fpgas. In 2020 25th Asia and South Pacific
   Design Automation Conference (ASP-DAC), pages 26–31, 2020. doi: 10.1109/ASP-DAC47756.
   2020.9045178.
- Kaihui Tu, Xifan Tang, Cunxi Yu, Lana Josipović, and Zhufei Chu. Logic Synthesis, pages 135–
   Springer Nature Singapore, Singapore, 2024. ISBN 978-981-99-7755-0. doi: 10.1007/
   978-981-99-7755-0\_9. URL https://doi.org/10.1007/978-981-99-7755-0\_9.
- 570 Stéphane d'Ascoli, Samy Bengio, Joshua M. Susskind, and Emmanuel Abbe. Boolformer: Symbolic
   571 regression of logic functions with transformers, 2024. URL https://openreview.net/
   572 forum?id=wmzFZ9lJrD.
- 573
  574
  574
  575
  576
  576
  Xihan Li, Xing Li, Lei Chen, Xing Zhang, Mingxuan Yuan, and Jun Wang. Circuit transformer: End-to-end circuit design by predicting the next gate. *ArXiv*, abs/2403.13838, 2024a. URL https://api.semanticscholar.org/CorpusID:268553512.
- Zehao Dong, Weidong Cao, Muhan Zhang, Dacheng Tao, Yixin Chen, and Xuan Zhang. Cktgnn:
  Circuit graph neural network for electronic design automation. *arXiv preprint arXiv:2308.16406*, 2023.
- David Silver, Aja Huang, Chris J. Maddison, Arthur Guez, Laurent Sifre, George van den Driessche, Julian Schrittwieser, Ioannis Antonoglou, Vedavyas Panneershelvam, Marc Lanctot, Sander Dieleman, Dominik Grewe, John Nham, Nal Kalchbrenner, Ilya Sutskever, Timothy P. Lillicrap, Madeleine Leach, Koray Kavukcuoglu, Thore Graepel, and Demis Hassabis. Mastering the game of go with deep neural networks and tree search. *Nat.*, 529(7587):484–489, 2016. doi: 10.1038/NATURE16961. URL https://doi.org/10.1038/nature16961.
- David Silver, Thomas Hubert, Julian Schrittwieser, Ioannis Antonoglou, Matthew Lai, Arthur Guez, Marc Lanctot, Laurent Sifre, Dharshan Kumaran, Thore Graepel, Timothy P. Lillicrap, Karen Simonyan, and Demis Hassabis. Mastering chess and shogi by self-play with a general reinforcement learning algorithm. *CoRR*, abs/1712.01815, 2017. URL http://arxiv.org/abs/1712.01815.
- John M. Jumper, Richard Evans, Alexander Pritzel, Tim Green, Michael Figurnov, Olaf Ronneberger,
   Kathryn Tunyasuvunakool, Russ Bates, Augustin Žídek, Anna Potapenko, Alex Bridgland,
   Clemens Meyer, Simon A A Kohl, Andy Ballard, Andrew Cowie, Bernardino Romera-Paredes,

594 Stanislav Nikolov, Rishub Jain, Jonas Adler, Trevor Back, Stig Petersen, David Reiman, Ellen 595 Clancy, Michal Zielinski, Martin Steinegger, Michalina Pacholska, Tamas Berghammer, Sebastian 596 Bodenstein, David Silver, Oriol Vinyals, Andrew W. Senior, Koray Kavukcuoglu, Pushmeet Kohli, 597 and Demis Hassabis. Highly accurate protein structure prediction with alphafold. Nature, 596:583 598 -589,2021. URL https://api.semanticscholar.org/CorpusID:235959867. Jacob Devlin, Ming-Wei Chang, Kenton Lee, and Kristina Toutanova. Bert: Pre-training of deep 600 bidirectional transformers for language understanding. In North American Chapter of the Associa-601 tion for Computational Linguistics, 2019. URL https://api.semanticscholar.org/ 602 CorpusID: 52967399. 603 604 Jared Kaplan, Sam McCandlish, Tom Henighan, Tom B. Brown, Benjamin Chess, Rewon Child, 605 Scott Gray, Alec Radford, Jeff Wu, and Dario Amodei. Scaling laws for neural language models. 606 ArXiv, abs/2001.08361, 2020. URL https://api.semanticscholar.org/CorpusID: 607 210861095. 608 Alan Mishchenko et al. Abc: A system for sequential synthesis and verification. URL http://www. 609 eecs. berkeley. edu/alanmi/abc, 17, 2007. 610 611 Peter Belcak and Roger Wattenhofer. Neural combinatorial logic circuit synthesis from input-612 output examples. CoRR, abs/2210.16606, 2022. doi: 10.48550/ARXIV.2210.16606. URL 613 https://doi.org/10.48550/arXiv.2210.16606. 614 615 Matthieu Zimmer, Xuening Feng, Claire Glanois, Zhaohui JIANG, Jianyi Zhang, Paul Weng, Dong 616 Li, Jianye HAO, and Wulong Liu. Differentiable logic machines. Transactions on Machine 617 Learning Research, 2023. ISSN 2835-8856. URL https://openreview.net/forum? id=mXfkKtu5JA. 618 619 Adam Hillier, Ngân (NV) Vũ, Daniel J. Mankowitz, Daniele Calandriello, Edouard Leurent, 620 Georges Rotival, Ivan Lobov, Kshiteej Mahajan, Marco Gelmi, and Natasha Antropova. Learn-621 ing to design efficient logic circuits, 2023. URL https://cassyni.com/events/ 622 S2LPTWZeMh9TGcLJe5jpqK. NANDA Workshop 2023. 623 624 Rajarshi Roy, Jonathan Raiman, Neel Kant, Ilyas Elkin, Robert Kirby, Michael Siu, Stuart Oberman, 625 Saad Godil, and Bryan Catanzaro. Prefixrl: Optimization of parallel prefix circuits using deep 626 reinforcement learning. In 2021 58th ACM/IEEE Design Automation Conference (DAC), pages 853-858, 2021. doi: 10.1109/DAC18074.2021.9586094. 627 628 Mufei Li, Viraj Shitole, Eli Chien, Changhai Man, Zhaodong Wang, Srinivas, Ying Zhang, Tushar 629 Krishna, and Pan Li. LayerDAG: A layerwise autoregressive diffusion model of directed acyclic 630 graphs for system. In Machine Learning for Computer Architecture and Systems 2024, 2024b. 631 URL https://openreview.net/forum?id=IsarrieeQA. 632 633 Luca Amarú, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. The epfl combinational 634 benchmark suite. In Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS), 635 number CONF, 2015. 636 Meta Llama team. Introducing meta llama 3: The most capable openly available llm to date. Meta AI 637 Blog, 2024. URL https://ai.meta.com/blog/meta-llama-3/. 638 639 Maurice Karnaugh. The map method for synthesis of combinational logic circuits. Transactions 640 of the American Institute of Electrical Engineers, Part I: Communication and Electronics, 72: 641 593-599, 1953. URL https://api.semanticscholar.org/CorpusID:51636736. 642 643 W. V. Quine. The problem of simplifying truth functions. The American Mathematical Monthly, 59 644 (8):521-531, 1952. ISSN 00029890, 19300972. URL http://www.jstor.org/stable/ 645 2308219. 646 W. V. Quine. A way to simplify truth functions. *The American Mathematical Monthly*, 62(9):627–631, 647

1955. ISSN 00029890, 19300972. URL http://www.jstor.org/stable/2307285.

657

658

659

668

684

685

686

699

- E. J. McCluskey Jr. Minimization of boolean functions. Bell System Technical Journal, 35(6):1417-1444, 1956. doi: https://doi.org/10.1002/j.1538-7305.1956.tb03835.
   x. URL https://onlinelibrary.wiley.com/doi/abs/10.1002/j.1538-7305.
   1956.tb03835.x.
- R.L. Rudell and A. Sangiovanni-Vincentelli. Multiple-valued minimization for pla optimization.
   *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 6(5):727–750,
   1987. doi: 10.1109/TCAD.1987.1270318.
  - Alan Mishchenko, Robert Brayton, Stephen Jang, and Victor Kravets. Delay optimization using sop balancing. In 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 375–382, 2011. doi: 10.1109/ICCAD.2011.6105357.
- John A. Darringer, William H. Joyner, C. Leonard Berman, and Louise Trevillyan. Logic synthesis
   through local transformations. *IBM Journal of Research and Development*, 25(4):272–280, 1981.
   doi: 10.1147/rd.254.0272.
- Alan Mishchenko, Satrajit Chatterjee, and Robert Brayton. Dag-aware aig rewriting a fresh look at combinational logic synthesis. In *Proceedings of the 43rd Annual Design Automation Conference*, DAC '06, page 532–535, New York, NY, USA, 2006. Association for Computing Machinery. ISBN 1595933816. doi: 10.1145/1146909.1147048. URL https://doi.org/10.1145/1146909.1147048.
- Heinz Riener, Eleonora Testa, Winston Haaswijk, Alan Mishchenko, Luca Amarù, Giovanni De Micheli, and Mathias Soeken. Scalable generic logic synthesis: One approach to rule them all. In 2019 56th ACM/IEEE Design Automation Conference (DAC), pages 1–6, 2019.
- Antoine Grosnit, Cedric Malherbe, Rasul Tutunov, Xingchen Wan, Jun Wang, and Haitham Bou
  Ammar. Boils: Bayesian optimisation for logic synthesis. In 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 1193–1196. IEEE, 2022.
- Chang Feng, Wenlong Lyu, Zhitang Chen, Junjie Ye, Min jie Yuan, and Jianye Hao. Batch sequential
   black-box optimization with embedding alignment cells for logic synthesis. 2022 IEEE/ACM
   *International Conference On Computer Aided Design (ICCAD)*, pages 1–9, 2022. URL https:
   //api.semanticscholar.org/CorpusID:254927570.
- Abdelrahman Hosny, Soheil Hashemi, Mohamed Shalan, and Sherief Reda. DRiLLS: Deep Reinforcement Learning for Logic Synthesis. 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), pages 581–586, September 2020. doi: 10.1109/ASP-DAC47756.2020.9045559.
  - Guanglei Zhou and Jason H. Anderson. Area-driven fpga logic synthesis using reinforcement learning. In 2023 28th Asia and South Pacific Design Automation Conference (ASP-DAC), pages 159–165, 2023.
- Yu Qian, Xuegong Zhou, Hao Zhou, and Lingli Wang. An efficient reinforcement learning based framework for exploring logic synthesis. *ACM Trans. Des. Autom. Electron. Syst.*, 29(2), jan 2024. ISSN 1084-4309. doi: 10.1145/3632174. URL https://doi.org/10.1145/3632174.
- Winston Haaswijk, Edo Collins, Benoit Seguin, Mathias Soeken, Frédéric Kaplan, Sabine Süsstrunk,
   and Giovanni De Micheli. Deep learning for logic optimization algorithms. In 2018 IEEE
   *International Symposium on Circuits and Systems (ISCAS)*, pages 1–4, 2018. doi: 10.1109/ISCAS.
   2018.8351885.
- Yasasvi V. Peruvemba, Shubham Rai, Kapil Ahuja, and Akash Kumar. Rl-guided runtime-constrained heuristic exploration for logic synthesis. In 2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), page 1–9. IEEE Press, 2021. doi: 10.1109/ICCAD51958.2021.
   9643530. URL https://doi.org/10.1109/ICCAD51958.2021.9643530.
- Keren Zhu, Mingjie Liu, Hao Chen, Zheng Zhao, and David Z. Pan. Exploring logic optimizations with reinforcement learning and graph convolutional network. In 2020 ACM/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD), pages 145–150, 2020. doi: 10.1145/3380446.3430622.

702 703 704 705	Animesh Basak Chowdhury, Benjamin Tan, Ryan Carey, Tushit Jain, Ramesh Karri, and Siddharth Garg. Bulls-eye: Active few-shot learning guided logic synthesis. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 42(8):2580–2590, 2023. doi: 10.1109/TCAD. 2022.3226668.
706	
707	Cunxi Yu, Houping Xiao, and Giovanni De Micheli. Developing synthesis flows without human
708	knowledge. In Proceedings of the 55th Annual Design Automation Conference, DAC '18, New
709	York, NY, USA, 2018. Association for Computing Machinery. ISBN 9781450357005. doi:
710	10.1145/3195970.3196026. URL https://doi.org/10.1145/3195970.3196026.
711	Cunxi Yu and Wang Zhou. Decision making in synthesis cross technologies using lstms and transfer
712	learning. In 2020 ACM/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD), pages
713	55–60, 2020. doi: 10.1145/3380446.3430638.
714	Non Wy, Liwon Lee, Wyon Vie, and Cong Hee. Lectine Lectic entimization via anotic temporal
715	information with hybrid graph models. In 2022 IEEE 33rd International Conference on
716	Application-specific Systems Architectures and Processors (ASAP) pages 11–18 2022 doi:
717	10.1109/ASAP54787.2022.00013.
718	
719	Albert Bou, Matteo Bettini, Sebastian Dittert, Vikash Kumar, Shagun Sodhani, Xiaomeng Yang,
720	Gianni De Fabritiis, and Vincent Moens. Torchrl: A data-driven decision-making library for
721	pytoren, 2023.
722	
723	
724	
725	
726	
727	
728	
729	
730	
731	
732	
733	
734	
735	
730	
738	
739	
740	
741	
742	
743	
744	
745	
746	
747	
748	
749	
750	
751	
752	
753	
754	
755	

# 756 A NOTATIONS

Table 3 contains a condensed summary of the notation introduced throughout the paper.

760	~	
761	Symbol	Meaning
762	n	Number of inputs in the AIG
763	$I_j$	Input node <i>j</i> in the AIG
700	O	Output node for the AIG
764	$\wedge_i$	AND-node <i>i</i> for the AIG
765	$T_{\star}$	Target truth table
766	s	State
767	a	Action
768	$\mathcal{T}$	Set of truth tables in the AIG
769	$\mathcal{A}$	Set of actions
770	N	Current number of nodes in the AIG
771	$N_{\max}$	Max number of nodes allowed in the AIG ShortCircuit generates
772	$\epsilon$	Building type of an AND-node with respect to its two fanins (Table 2)
773	$\mathbf{A}$	Sparse 3-dimensional tensor accumulating all the target actions
774	$\mathbb{S}_k$	Set of permutations of $\{1k\}$
	$\sigma(\cdot)$	Random row permutation function
775	Q(s,a)	Discovered Q-value for a state $s$ and action $a$
776	$Q(s, a; \theta)$	Predicted expected Q-value for a state s and action a
777	$P(s, a; \theta)$	Predicted action probability distribution
778	N(s,a)	Visit count of action $a$ and state $s$
779	b,c	Parameter balancing exploration and exploitation in PUCT
780		·

Table 3: List of symbols and notations used in the paper.

### **B** DATA COLLECTION

### B.1 EPFL BENCHMARKS

Tables 4 and 5, contain detailed information about the arithmetic and random control circuits in the EPFL benchmarks (Amarú et al., 2015), respectively. The circuits have been mapped from behavioral descriptions into logic gates and are intentionally suboptimal for scientific purposes. Arithmetic circuits, as their name hints, are combinatorial AIGs representing an arithmetic operation such as square root, logarithm, etc., while the set of random control circuits consists of controller circuits.

Circuit Name	# Inputs	# Outputs	# AND-nodes	Levels
Adder	256	129	1020	255
Barrel Shifter	135	128	3336	12
Divisor	128	128	44762	4470
Hypotenuse	256	128	214335	24801
Log2	32	32	32060	444
Max	512	130	2865	287
Multiplier	128	128	27062	274
Sine	24	25	5416	225
Square-root	128	64	24618	5058
Square	64	128	18484	250
Average:	166	102	37396	3608

Table 4: Arithmetic circuits in the EPFL benchmark suite and their statistics

Circuit Name	# Inputs	# Outputs	# AND-nodes	Levels
Round-Robin Arbiter	256	129	11839	87
Alu Control Unit	7	26	174	10
Coding-Cavlc	19	11	693	16
Decoder	8	128	304	3
i2c Controller	147	142	1342	20
Int to Float Converter	11	7	260	16
Memory Controller	1204	1231	46836	114
Priority Encoder	128	8	978	250
Lookahead XY Router	60	30	257	54
Voter	1001	1	13758	70
Average:	284	171	7644	64

Table 5: Random/Control circuits in the EPFL benchmark suite and their statistics

### **B.2** CUT EXTRACTION

To extract a cut from a given node with a target number of inputs n, we designate the given node as the root and of the cut and its two parents as the initial leaf set. We then iteratively remove a random node from the leaf set and add its parents to the leaf set while maintaining the leaf property. This process continues until the leaf set contains n nodes. Finally, we create an AIG out of the visited nodes within the cut where we mark the leaf set as the inputs and the root node as the output. We provide the outline of the procedure in Algorithm 1.

 Algorithm 1 Cut Extraction

 Require: Root node: r, number of cut inputs: n

 1: leaf\_set = {left\_parent(r), right\_parent(r)}

 2: node\_set = {r}

 3: while size(leaf\_set) < n do</td>

 4: node = leaf\_set.random\_pop()

 5: node\_set.insert(node)

 6: leaf\_set.insert(left\_parent(node)) & leaf\_set.insert(right\_parent(node))

 7: Ensure leaf property in leaf\_set

 8: Construct AIG from leaf\_set and node\_set

We can modify this algorithm to extract additional cuts per node by repeating the process until we find a cut with n - 1 leaf nodes. For this cut, instead of randomly expanding a leaf node, we create n - 1 copies of the cut and expand each leaf node individually, storing the resulting cuts. In practice, we actually employ Algorithm 2 to extract AIGs from the EPFL circuits. Although Algorithm 1 conveys the core idea of AIG extraction, the following algorithm is more effective from an engineering standpoint, as it allows to extract more cuts from the same node.

The revised algorithm takes two inputs: n, the desired number of input nodes, and the root node. It initializes the leaf set by adding the parents of the root node. It then iteratively removes a random node from the leaf set and expands it using Algorithm 3. This process continues until the cut contains n-1 leaf nodes, at which point we create n-1 copies of the current cut state and expand each leaf node to generate n unique cuts. For brevity, we omitted the details of ensuring the leaf property after node expansion in the main text, which is addressed in Algorithm 4. This algorithm ensures that no node in the leaf set has a parent also in this set, which would violate the leaf property. If a parent is already in the leaf set, we can remove the node from the set and add the other parent that is not yet in the leaf set.

Alg	orithm 2 Multi-Cut Extraction
Reg	uire: Root node: r, Number of cut inputs: n
1:	$leaf_set = {left_parent(r), right_parent(r)}$
2:	$node_set = \{r\}$
3:	while size(leaf_set) $< n - 1$ do
4:	node = leaf_set.random_pop()
5:	Cut_Expansion(node, leaf_set, node_set)
6:	for leaf in leaf_set do
/:	copy_leaf_set = leaf_set.copy() & copy_node_set = node_set.copy()
8: 0:	Cut Expansion(leaf conv leaf set conv node set)
9. 10·	Construct AIG from conv leaf set and conv node set
10.	construct Are non copy_lear_set and copy_node_set
Alg	orithm 3 Cut Expansion
Req	uire: Node to expand: node, Current leaf nodes: leaf_set, Current nodes in cut: node_set
1:	node_set.insert(node)
2:	rear_set.inset((ioue)) & lear_set.inset((igit_parent(ioue))
5.	preserve_rear_property(rear_set, node_set)
Alg	orithm 4 Preserve Leaf Property
Req	uire: Current leaf nodes: leaf_set, Current nodes in cut: node_set
1:	for leaf in leaf_set do
2:	if left_parent(leaf) in leaf_set then
3:	<pre>leaf_set.delete(leaf) &amp; node_set.insert(leaf)</pre>
4:	leaf_set.insert(right_parent(node))
5:	else if right_parent(leaf) in leaf_set then
6:	leaf_set.delete(leaf) & node_set.insert(leaf)
7:	leaf_set.insert(left_parent(node))
С	ADDITIONAL RELATED WORKS
C.1	HEURISTICS FOR AIG GENERATION AND OPTIMIZATION
As t	the inference of CNFs using exact SAT solvers often lead to exponentially large expressions
vari	ous heuristics such as Karnaugh maps (Karnaugh, 1953), or Quine-McCluskey methods (Quine
1952	2; 1955; McCluskey Jr., 1956)), and algorithms (Rudell and Sangiovanni-Vincentelli, 1987) have
beer	n designed to obtain more compact expressions or circuits. Further efforts accompanying the
rise	in chip demand led to the development of widely used logic synthesis libraries that implement
equi	valence-preserving Boolean network operators. The open-source library ABC (Mishchenko et al.
200	7)) notably comprises dozens of logic graph operators aiming at reducing a network size or depth
(Mi	shchenko et al., 2011; Mishchenko and Brayton, 2006). Interestingly, some important operators
sucl	n as resub or rewrite (Darringer et al., 1981; Mishchenko et al., 2006) acts on the subject
grap	on through a series of local modifications involving small single-output AIGs. Besides, applying a
sing	te operator on a logic network is suboptimal compared to applying several operators sequentially

### C.2 MACHINE LEARNING FOR LOGIC SYNTHESIS

Many ML approaches have been explored to tackle the operator flow optimization progress. Some
stateless optimization methods, such as Bayesian optimization (Grosnit et al., 2022; Feng et al., 2022),
search for the best flow without considering the subject graph specificities. Alternatively, state-based
methods formulate the operator sequence optimization as a Reinforcement learning problem, and
train policies on selected features of the logic network. While some works use high-level statistics of
the subject graph (e.g., its number of nodes) (Hosny et al., 2020; Zhou and Anderson, 2023; Qian
et al., 2024), others rely on tailored graph convolutional networks (GCN) to extract richer features at

though finding the best sequence is also a hard problem (Riener et al., 2019).

the cost of a longer training time (Haaswijk et al., 2018; Peruvemba et al., 2021; Zhu et al., 2020;
Basak Chowdhury et al., 2023). Similarly, standard deep network architectures, such as CNNs (Yu et al., 2018), LSTMs (Yu and Zhou, 2020), or GCNs (Wu et al., 2022) have been trained to predict
the quality of a logic synthesis flow in a supervised way. Contrary to these works, we target AIG
generation itself and not operator optimization.

### D TRAINING PARAMETERS AND IMPLEMENTATION

We implement ShortCircuit with PyTorch and TorchRL (Bou et al., 2023). During pre-training, We use a cosine annealing with warm restarts learning rate scheduler with a starting learning rate of  $1 \times 10^{-3}$  and a batch size of 1024 for 250 epochs. During fine-tuning we use a batch size of 128, a replay buffer with capacity of 1M and sync the parameters every 500 training steps.