# SERDES LINK TRAINING WITH EDGE INFERENCE: NEURAL-NETWORK DRIVEN DISCRETE OPTIMIZA TION TO MAXIMIZE LINK EFFICIENCY

Anonymous authors

Paper under double-blind review

# ABSTRACT

Meeting the growing data demands of modern AI applications requires efficient, high-speed communication links. We propose an edge inference framework that dynamically optimizes non-uniform quantization levels in programmable ADC receivers. While integer linear programming (ILP) offers high-quality solutions, its significant computational cost (120 seconds per instance on high-performance CPUs) and hardware requirements make it unsuitable for on-chip use. On-chip solutions are essential for fast, periodic adjustments to track time-varying effects such as temperature drift and ensure reliable communication. To address this, we train a convolutional neural network (CNN) using ILP-generated labels, achieving a 24,000x speedup with inference on a RISC-V microcontroller. The CNN leverages a custom loss function tied to system-level metrics, reducing area metric errors from 29% to less than 2%. Unlike prior works embedding neural networks in the signal path, our framework adapts periodically to channel variations without disrupting communication. This enables improved error rates, energy efficiency, and a scalable pathway for on-chip edge intelligence in next-generation systems.

# 1 INTRODUCTION

As AI models continue to expand at an unprecedented rate, with modern architectures containing billions or even trillions of parameters (Fig. 1(a)), the demands on the underlying **data communi-cation and high-speed links** have also grown commensurately.



Figure 1: (a) The exponential growth of AI model parameters over time, driving increasing demand for high-speed data communication. (b) Bandwidth growth for NVLink and HBM SERDES across
 NVIDIA GPU generations, showing how communication infrastructure is scaling to meet these demands (c) High-level SERDES link diagram showing how signal degradation occurs over the channel, emphasizing the role of the receiver in adapting its parameters to ensure accurate signal detection

Figure 1(b) highlights how high-speeds links such as NVLink and HBM bandwidth have scaled
 over time to meet the increasing data transfer requirements of AI systems. However, as data rates increase, maintaining error-free communication becomes more challenging. Both NVLink and HBM, along with other high-speed interfaces, rely on SERDES (Serializer/Deserializer) technology to convert parallel data into serial form for transmission over a channel and then back into parallel data

1

014 015

006

008 009 010

011

013

016

017

018

019

021

023

028

029

031

at the receiver (Fig. 1(c)). As signals pass through the channel, they are subject to attenuation and noise, leading to degraded signal quality. Furthermore, time-varying impairments such as temperature drift further impact the signal integrity. All together, these impairments create a heavy burden for the receiver to accurately recover the transmitted data.

To mitigate these issues, the receiver needs to dynamically adjust key parameters to effectively decode the degraded signals. To address these challenges, we propose a **machine learning-based framework** that leverages a Convolutional Neural Network (CNN) to optimize the receiver's parameters periodically. Our approach ensures that the receiver can dynamically adapt to varying signal conditions to maximize link performance.

Figure 2 presents a high-level overview of our system architecture and methodology. The receiver architecture features an analog-to-digital converter (ADC) with k non-uniform levels (b). A pattern buffer stores previous received data, and a look-up table (LUT) assigns one of the k levels to each pattern case (c). With m feedback taps in the buffer, the LUT contains  $2^m$  entries. With the use of pilot training sequences, known data is transmitted, and errors are recorded in 2D eye matrices indexed by pattern cases (d). The goal is to determine the optimal values for both the k levels and LUT entries in an online fashion. The sections that follow break down each component and step of our design and methodology in greater detail.

- **Background and Related Work**: Section 2 provides a brief overview of receiver design and conventional optimization techniques. We then discuss machine-learning approaches for high-speed links and edge inference applications.
  - CNN Model and Problem Formulation: In Section 4, we discuss the CNN architecture (Fig. 2(g)) used to predict optimal ADC slice levels and LUT entries for the receiver (Fig. 2(h)). In Section 3, we formulate the underlying discrete optimization problem, where the labels for the CNN are generated by an ILP solver (Fig. 2(e)).
    - **Training Pipeline**: In Section 4, we discuss our CNN training details including a custom loss function which significantly outperforms standard metrics like cross-entropy and MSE. In Section 5 we showcase our training results.
    - Edge Inference with Microcontroller: Section 6 discusses our CNN implementation on a Risc-V microcontroller including deisgn considerations such as area and latency.
    - **Performance Evaluation**: Finally, in Section 7, we show the results of our approach using measurement data on a few systems, and discuss the potential gains over conventional schemes.



106 107

071

072

073

074 075

076

077

079

081 082

084

085

087

090

091

092

094

095

096

097

098

099

100 101

102 103

Figure 2: High-Level Summary of Receiver Design and Link Training Framework

# 2 BACKGROUND AND RELATED WORK

110 In high-speed communication links, signals are affected by inter-symbol interference (ISI), crosstalk, 111 and random noise. We define this in Eqn. 3 where  $x_j[n-m]$  are the transmitted symbols, J is the 112 number of lanes, M is the number of prior symbols, T is the symbol period, and  $\eta(t)$  is random 113 noise. Figure 3(a) shows the characterization of channel's ISI and crosstalk pulse response (p(t)). 114 The noise free pulse response would be a  $\delta$ -function, but clearly we see signal energy spread in time 115 and in space from adjacent signals (crosstalk).

116 117

118 119

108

109

$$y_{\nu}(nT+t) = \sum_{j=1}^{J} \sum_{m=0}^{M} x_j[n-m] \cdot p_{j,\nu}(t+mT) + \eta(t), \tag{1}$$

120 An example of this continuous time representa-121 tion is shown in Fig. 3(b). The quality of the 122 received signal can be visualized using an eye 123 diagram which folds the signal at each clock 124 cycle boundary (Fig. 3(c)). The "eye" open-125 ing represents the margin for error-free detection. A larger eye-opening indicates a clearer 126 distinction between transmitted bits, while a 127 smaller eye indicates more signal degradation 128 due to ISI, crosstalk, and noise. For state-of-129 the-art (SOTA) high-speed links, the eye is of-130 ten "closed," necessitating advanced equaliza-131 tion and digital signal processing (DSP) tech-



Figure 3: Link Fundamentals (a) Pulse response p(t) (b) continuous-time received signal y(t) (c) eye diagram visualization

niques to "open" the eye. Ultimately, the receiver performs analog-to-digital conversion (ADC), converting the analog signal into a stream of binary data.

134 135 136

# 2.1 TARGET LINKS AND ADC LEVELS

In modern long-reach SERDES designs, dedicated ADC blocks typically employ fixed, uniform quantization levels, followed by extensive DSP blocks such as feedforward and decision feedback equalizers (FFE/DFE) and maximum likelihood sequence detectors (MLSD) to recover the signal. In contrast, our work focuses on shorter-reach interfaces, such as memory links (LPDDR, GDDR, DDR) and chip-to-chip interconnects over PCB or module substrates. These interfaces often utilize simpler receivers with lower effective number of bits (ENOB  $\leq \log_2(k)$ ) ADCs, or in some cases, no explicit ADC circuits at all.

While evaluating higher ENOB ADCs (ENOB > 3) is a valuable research direction, our focus on shorter-reach links is motivated by their distinct tradeoffs and their prevalence in modern computing platforms. By targeting systems with lower ENOB (ENOB < 3, k < 8), we aim to reduce power consumption and hardware complexity. This is achieved by optimizing non-uniform ADC levels and employing LUT-based signal detection to improve receiver efficiency. Further details on receiver design trade-offs and architectural differences are provided in Section A.1.

150 151

## 2.2 HIGH-SPEED LINK HARDWARE PARAMETER DERIVATION

152 Table 1 summarizes established ap-153 proaches for determining high-speed 154 The simplest link parameters. 155 method is "characterization," which 156 measures several parts to determine 157 a best-known value (BKV) for all 158 shipped parts. While this approach is low in complexity, it cannot track 159 static or dynamic variations since a 160 fixed BKV is used. To address vari-161 ations, most high-speed links rely on

Tabl	le 1	:1	Link	Parameter	Ľ	<b>)</b> erivati	ion	Ap	proacl	hes
------	------	----	------	-----------	---	------------------	-----	----	--------	-----

Approach	Var	iation	Efficien	cy Complexity
	Static	Dynamic	Impact	
Characterization	No	No	None	Low
Training	Yes	Yes	Yes	Moderate
Adaptation	Yes	Yes	None	High

either link training or adaptation loops. Link training interrupts the link to send known data and optimize parameter settings Proakis (2007), whereas adaptation-based methods use redundant hardware, such as sampling circuits, paired with efficient algorithms like Sign-Sign Least Mean Squares (SS-LMS) Sayed (2003), to refine parameters continuously. However, these circuits increase SERDES area and power. Our approach uses neural techniques to enhance link training with minimal micro-controller hardware overhead. Before detailing our problem formulation, we review related machine learning and AI applications in high-speed communication systems.

169 170

187

# 2.3 RELATED WORK: APPLICATIONS OF ML AND AI TO HIGH-SPEED RECEIVER DESIGN

Machine learning has been applied to high-speed communication for tasks like signal detection and transceiver optimization. Unlike theoretical studies on end-to-end system optimization (e.g., (O'Shea & Hoydis, 2017; Zappone et al., 2019; He et al., 2019)), our work focuses on practical link parameter derivation in hardware. Related works, summarized in Table 2 (e.g., Samiee et al. (2020), Li et al. (2022), Kim (2023)), primarily integrate neural techniques within the signal path.

For example, *Deep ADC* and *NeuralEQ* use neural networks for ADC quantization and symbol detection, respectively. In contrast, our approach **decouples the neural network from the signal path**, leveraging it to optimize receiver parameters like ADC levels and LUT mappings for indirect performance gains. Similarly, *NeuADC* uses RRAM conductance tuning within ADCs, whereas we rely on software-based optimization.

Unlike real-time continuous methods, our framework performs periodic updates, efficiently adapt ing to slow time-varying effects (e.g., temperature drift) while minimizing power consumption.
 Moreover, our approach uses pilot training sequences, ensuring robust parameter optimization com pared to live-data reliance in other works.

	This Work	Deep ADC (2020)	NeuADC (2022)	NeuralEQ (2023)
Target Application	Wireline/Optical links	Wireless links	Low-speed ADCs	Wireless/Optical links
Rx/ADC Clock Freq.	$\geq 5$ GHz	1.024GHz	0.3/1GHz	$\geq 10 \text{GHz}$
Inference Task	ADC levels LUT Entries	ADC code	ADC quantization	Symbol detection
HW Parameters Tuned	ADC Levels LUT mapping	None	RRAM conductances	None
NN Input Data	2D error matrices	Time-series data	1 analog sample	Time-series data
Training Labels	ILP Solver results	Transmitted symbols	Simulated ADC levels	Transmitted symbols
NN Architecture	Multi-task CNN	Conv. + LSTM	Single hidden layer	Single hidden layer
Loss Function	Custom loss (BQM, MSE)	Missing	BER minimization	Cross-Entropy
Inference Hardware	RISC-V uController	Unspecified	RRAM array	Unspecified
Inference Data	Pilot sequences	Live data	Single sample	Live data
Inference Periodicity	Low freq (<1KHz)	Continuous	Continuous	Continuous
Validation	Limited	No	No	No

Table 2: Comparison of Machine Learning Approaches for High-Speed Communication Links

205 206

207

208

209

We explored related work on edge inferencing as our approach targets deployment on microcontrollers. Notably, frameworks like *TensorFlow Lite for Microcontrollers* enable efficient machine learning models to run on low-power devices, further supporting the feasibility of our approach TensorFlow-Team (2019). Unlike knowledge distillation (Hinton et al., 2015), which transfers knowledge from a large teacher model to a smaller student model, our approach uses ILP to generate hardware-specific labels for a CNN, focusing on system-level optimization.

- 210 211
- 212 213 214

# 3 LINK PERFORMANCE MAXIMIZATION WITH DISCRETE OPTIMIZATION

As illustrated in Figure 2, parts (b) and (c) show the ADC slice levels and their locations, which serve as tunable parameters in our optimization framework. Given the multiple sources of voltage

216 and timing errors in high-speed links, we propose using a 2D eye area metric as it provides a robust 217 representation of margin in both time and voltage dimensions (see Appendix). To capture this, we 218 perform a nested sweep across time and voltage, tracking errors during a training sequence. This 219 results in  $2^m$  error counters corresponding to the various observed pattern cases (y[n-1], ..., y[n-1])220 m]). While the continuous-time domain margin is often visualized as an eye diagram, we define our bivariate quality metric (BQM) as the number of points in a 2D grid of voltage and timing that achieve a bit error rate (BER) below a specified threshold  $\kappa$  ( $\sum_{v} \sum_{t} BER(v,t) < \kappa$ ). 222 This BQM, rather than BER alone, becomes the objective in our discrete optimization approach. 223 Fig. 2(d) illustrates the BQM concept (all yellow squares are passing locations) across the different 224  $2^m$  pattern cases. 225

Consider  $A \in \mathbb{Z}^{2^m \times p \times n}$ , a three-dimensional matrix representing the 2D error counts across the 27  $2^m$  pattern cases. By applying a binary transformation function T, where each element  $a_{ijk}$  of A28 is transformed such that  $T(a_{ijk}) = 1$  if  $a_{ijk} < \kappa$  and  $T(a_{ijk}) = 0$  otherwise, we obtain the 29 binary quality matrix Q.

The function S plays a critical role in our optimization process. Mathematically, S can be defined as a function that selects k unique values from the range  $\{1, ..., n\}$  and assigns these levels to each of the  $2^m$  pattern cases:

$$S: \{1, \ldots, 2^m\} \rightarrow \{1, \ldots, n\}, \text{ with } S(i) \subset \{1, \ldots, n\} \text{ and } |S(i)| = k \quad \forall i$$

235 S gives the slice level that should be used for the  $2^m$  pattern case and ensures that each pattern case 236 uses exactly one of the selected k levels to maximize the BQM.

A vertical shift transformation  $\mathcal{V}$ , utilizing the level assignments from S, is applied to each 2D slice of  $\mathbf{Q}$  to align all selected levels:  $\mathbf{C} = \bigcap_{i=1}^{2^m} \mathcal{V}(Q_{i,:,:}, S)$ , where  $Q_{i,:,:}$  is the *i*-th 2D slice of  $\mathbf{Q}$ post-alignment. The final optimization objective, aimed at maximizing the alignment quality across all slices, is given by summing over all x, y pixels which are error free in all slices:

$$\max_{\mathbf{S}} \sum_{x=1}^p \sum_{y=1}^n \left( igcap_{i=1}^m \mathcal{V}(Q_{i,:,:},S)_{x,y} 
ight)$$

This expression illustrates the dual role of S—selecting k levels and assigning a level to each slice and directly links it to the optimization goal by computing the intersections of vertically shifted binary matrices based on the selections and assignments made by S.

# 3.1 SOLVING FOR S USING INTEGER LINEAR PROGRAMMING

251 To determine S as m and k increase, we utilize ILP solvers, given their robust capability to handle 252 discrete decision variables, their ability to guarantee optimal solutions and provide efficient solutions 253 for large-scale, high-dimensional problems Wolsey (1998); Nemhauser & Wolsey (1988); Bertsekas 254 (2005). The pseudocode for our formulation is presented in Algorithm 1. Here, binary decision 255 variables X[i, l], W[j, z], and  $U[l] \forall i, l, j, z$  are defined, where X[i, l] indicates whether level l is chosen for pattern i, W[i, z] represents error-free locations, and U[l] indicates which levels 256 are selected. After evaluating various ILP solvers, we selected Gurobi Gurobi Optimization, LLC 257 (2023) branch and cut solver for its superior speed. 258

To illustrate, consider an example with k = 4 and  $2^m = 16$ . Figure 4 visualizes the results, including annotated levels and class assignments. The red lines in Fig. 4(a) indicate the optimal slice level for k = 1, while the green lines represent optimal levels for k = 4. The red squares show the passing taps in the BQM for k = 1, and we observe significant enhancements in the BQM for k = 4 as evidenced by the green squares. Keep in mind k is the number of slice levels in the reciever which is proportional to the power and design complexity, so we want to minimize this as much as possible.

266 267

268

233 234

238

239 240

246

247

248 249

250

# 4 NEURAL NETWORKS TO PREDICT ILP SOLVER OUTPUTS S

As discussed in the previous section, ILP solvers are highly effective at determining the optimal *S* function.

0011

0100

0101

271 272

270

0000

1000

0001

0010

273 274

275 276 277

278

279

281

282

283 284

285

286

287 288



0110

0111

 a) Recorded BQM across pattern cases inputted to the ILP solver. ILP solver outputs are the optimal levels for k=1 (red) and k=4 (green)



25

30

Figure 4: ILP results for k = 4 (a) Error counter BQM for each pattern case with k = 1 slice level (red) and k = 4 optimal slice level (green) (b) Final BQM for original k = 1 (red) and k = 4 (green)

However, implementing ILP solvers in hardware poses significant challenges,
particularly in the constrained environment of high-speed SERDES links. Typically, the area allocated to SERDES controllers is minimal, and their microcontrollers handle only simple state machines and logic. This makes integrating
ILP solvers impractical. To overcome this, we explore the use of neural networks to approximate ILP solver behavior, leveraging their ability to fit within
small hardware footprints, as discussed in the related work section.

296 Given the goal of finding optimal parameters during hardware link training, we 297 investigated supervised learning techniques to learn the ILP solver behavior.We 298 believed this to be a solid approach given the universal function approximation 299 properties of neural networks, ensuring that they can theoretically model any function given sufficient data and network complexity Hornik et al. (1989). With 300 this approach, we train a neural network with the eye histogram data aggregated 301 across phase and voltage sweeps from Section 3.1 and then use the ILP solver 302 outputs including the optimal threshold levels and LUT entries as training labels. 303 If successful, we can then perform our 2D BQM sweep during link training, 304 record the error counter data, and run inference in an online fashion. Referring 305 to Table 1, this will allow us to track part-part variation and also time varying 306 behavior like voltage noise or temperature.

307 We chose to use a CNN for our application. CNNs have been very successful in 308 image recognition tasks starting from initial work on AlexNet Krizhevsky et al. 309 (2012) based on their ability to extract and learn robust features from complex 310 image data LeCun et al. (1998). As a result, they are well-suited to analyzing the 311 pass/fail regions in our 2D BQM data. This boundary detection needs to be per-312 formed across the 3rd dimension of pattern cases similar to identifying features 313 in RGB images Goodfellow et al. (2016). While implementing convolutional 314 layers was straightforward, determining the optimal structure for solving the 315 problem to derive S—the outputs of the ILP solver—posed a greater challenge. To address this, we designed our network to handle multi-task learning, incorpo-316 rating one output branch for determining the k level magnitudes as a regression 317 task, and another branch for classifying the  $2^m$  pattern cases. The architecture 318 of our multi-task network is depicted to the right in Fig. 5. 319



Figure 5: Multi-Task CNN architecture

320 Referring back to Section 3.1, we leverage the results from the ILP solver for

the binary decision variables X and U to generate labels for our supervised CNN training. For
instance, consider a scenario where k = 4 and 2<sup>m</sup> = 16. In this case, our classification labels will
consist of k = 4 categories, represented by 0, 1, 2, 3, while the regression targets will capture the
magnitudes, which are derived from the positive integer set Z<sup>+</sup>.

324 To optimize our network, we focus on minimizing a combined loss function L that incorporates 325 both regression and classification errors, directly aligned with the outputs from our ILP solver. A 326 conventional approach for L would be to combine the losses from the regression and classifier 327 branches where  $L = L_{regression} + L_{classifier}$ :

$$L = \text{MSE}(y_{reg}^* - y_{level}) + \text{BCE}(y_{class_{nred}}^*, y_{class})$$

where  $y^*_{reg}$  represents the predicted regression outputs and  $y^*_{class_{pred}}$  denotes the predicted probabilities for the binary classification task (or multi-class when k > 2). However this formulation 332 does not capture the true metric we are after, namely the resulting BQM when applying predictions 333  $y_{reg}^*$  and  $y_{class_{pred}}^*$  to select the slice level locations and assignment to the pattern cases. 334

### 335 4.1 CUSTOM LOSS FORMULATIONS TO CAPTURE BQM 336

337 To effectively incorporate the resulting composite BQM as a loss function component, we must 338 convert the CNN's predicted probabilities into discrete decisions and combine these with regression 339 predictions to influence the BOM represented in a 3D tensor x. The transformation of probabilities 340 into hard decisions presents a significant challenge, as it renders the loss function non-differentiable, 341 thereby obstructing essential gradient-based optimizations. To address this, we employ the Gumbel-342 Softmax technique, which approximates discrete variable sampling with differentiable operations, thus maintaining the network's trainability Jang et al. (2016); Maddison et al. (2016). 343

344 Furthermore, the regression predictions, being real numbers, necessitate an affine transformation to 345 map these continuous values effectively into our model's discrete operational framework. This is 346 achieved using grid sampling and interpolation techniques, ensuring the preservation of differentia-347 bility. The expected shifts E, calculated as:

$$\mathbf{E} = \sum_{j=1}^{k} \mathbf{y}_{\mathrm{GSclass}_j} \cdot \mathbf{y}_{\mathrm{reg}_j}$$

are applied to the BQM matrix using an affine transformation matrix  $\theta$ , which adjusts each slice vertically based on the normalized expected shifts:

$$heta = egin{bmatrix} 1 & 0 & 0 \ 0 & 1 & -\mathrm{E}_{\mathrm{norm}} \end{bmatrix}$$

This matrix alters the grid of the BQM tensor, and the subsequent processing involves an element-357 wise product across all  $2^m$  pattern cases, synthesizing the collective effects into a scalar value 358 representing the overall adjustment: 359

$$Q'' = \prod_{i=1}^{2^m} Q'_{i,:,:}, \quad BQM_{final} = \sum_{x,y} Q''_{x,y}$$

This scalar  $BQM_{final}$  then contributes to the optimization objective that seeks to maximize the 364 integrated quality metric across all pattern cases and channels.

365 The innovative  $L_{BQM}$  component of our model's loss function derives a metric from both the 366 predicted and actual feature matrices. This component assesses the accuracy of transformations 367 along with classifications and regressions through the aforementioned affine transformations and 368 bilinear interpolations: 369

$$L_{BQM} = MSE(BQM_{pred}, BQM_{label})$$

Finally, the comprehensive loss function integrates this component:

$$L = \alpha \cdot L_{\text{regression}} + \beta \cdot L_{\text{classifier}} + \gamma \cdot L_{BQM}$$
(2)

376

370 371

328

330

331

348 349

350 351

352

360 361 362

### 5 **CNN MODELING RESULTS**

We used PyTorch to train the network in Fig. 5. Our dataset consisted of synthetically generated 377 pulse responses as depicted in Fig. 3(a). We generated 1024 unique channels with  $h_1, h_2, h_3, h_4$  378 coefficients sampled from uniform distributions. Furthermore, we generated 32 more minor varia-379 tions with different transmit patterns for a total of 32,768 data points. Each data point consists of a 380 3D tensor capturing the BQM across 16 (m = 4) pattern cases and the ILP solutions. ILP solutions 381 were carried out both k = 2 and k = 4 level cases. The training and validation datasets were 382 drawn from Channels 1-950, with the remaining 74 being reserved for the test dataset. PyTorch jobs were run on NVIDIA V100 GPUs in a DGX-1 configuration.



Figure 6: CNN BQM Performance Metrics for k = 2, 4, 6

Figure 6 shows the BQM performance for k = 2, 4, 6. Ablation studies were conducted to optimize the weighting parameters ( $\alpha, \beta, \gamma$ ) in Eqn. 2. The results in Fig. 6 demonstrate that the conventional loss metrics (BCE+MSE) perform significantly worse compared to our custom BQM loss metric across all k-levels. For k = 2, both the custom-only loss ( $\alpha = \beta = 0$ ) and BCE/MSE/Custom combinations achieve comparable performance. However, for k = 4, 6, the BCE+MSE terms are critical for finding better solutions, as the custom-only loss struggles to match performance in these harder cases.

BQM %		k	r = 2			k	c = 4			k	= 6	
	$\mu$	$\sigma$	CI-Low	CI-Up	$\mu$	$\sigma$	CI-Low	CI-Up	$\mu$	$\sigma$	CI-Low	CI-Up
BCE/MSE	29.08	2.81	28.92	29.24	58.27	2.83	57.9	58.7	37.30	2.16	37.00	37.60
BCE/MSE/Custom	1.35	0.37	1.35	1.37	11.39	0.38	11.33	11.44	15.97	0.61	15.89	16.06
Custom	0.31	0.4	0.29	0.34	28.83	0.53	28.76	28.91	25.34	0.46	25.28	25.41

413 414 415

384 385

386

387

388

389

390

391

392

393

397

398

399 400

401

402

403

404

405

406

407

Table 3: BQM % Error Metric Statistics Across k = 2, 4, 6 Level Cases

416 Table 3 presents a statistical analysis of the BQM error percentages across k = 2, 4, 6-levels, 417 with 95% confidence intervals. While the performance degrades for k = 4, 6, this is partly due 418 to dataset complexity and ILP timeouts, which impact label quality, it still meets our application 419 criteria. While larger networks could potentially improve results, hardware constraints discussed in Section 6 limit such options. 420

421 422

423

### 6 HARDWARE IMPLEMENTATION USING MICROCONTROLLERS

424 With our successful CNN training approach, 425 the next step is to integrate it into hardware. 426 Ideally this will reside in the interface controller 427 hardware which usually consists of a micropro-428 cessor. Over the last few years, there has been a 429 concerted effort to bring some of the ML based hardware acceleration techniques to micropro-430 cessors. For example, the Risc-V specifica-431 tion recently added a vector extension to han-

Metric	ILP Solver	CNN (This Work)
Platform	High-end CPU	RISC-V micro-controller
Execution Time	~120 s	$\sim$ 5 ms
Memory	GBs of DRAM	$\sim$ 1 MB SRAM
Update Rate in HW	Impractical	1 second (for multiple lanes in micro-controller)

Table 4: Comparison of ILP Solver vs. CNN Hardware Requirements

# dle some deep learning calculations Kovačević et al. (2022).

433 434 435

436

437

438 439

440

441

442 443 444

445

446

447

448

449

450 451

432



Figure 7:  $\mu$ controller Architecture: Risc-V core, instruction and data memory (IMEM/DMEM), and vector extension blocks (purple). Vector SRAM (0.9MB) is allocated for CNN weights (716 KB), buffers (148 KB), and kernels (30 KB)

Operation	Input Dim	Output Dim	Cycles
Conv1 + ReLU	16 x 32	32 x 64	722,944
Skip1	64 x 16	128 x 16	165,888
Conv2 + ReLU	64 x 16	128 x 64	1,476,608
Skip2	128 x 8	256 x 8	165,888
Conv3 + ReLU	128 x 8	256 x 8	1,476,608
Max Pool/Add	-	-	2,048
Global Average Pool	-	-	256
Total Cycles	-	-	4,027,680
Effective Cycles w/ Margin	-	-	5,034,600
Total Cycle Time @ 1GHz	-	-	5.08ms

Figure 8: Cycle count for CNN operations on Risc-V  $\mu$ Controller with Vector Extension

To assess hardware feasibility, we estimated the hardware requirements based on the network shown 452 in Fig. 5. Figure 7 shows our floorplan for the microcontroller design using a Risc-V architecture. 453 The purple boxes are the blocks added to support vector processing to enable more efficient inference 454 computation. Figure 8 provides the estimated cycle count assuming Risc-V vector extension support 455 for a single pass through the network. Assuming a modest clock frequency of 1GHz, the total cycle 456 time would be  $\frac{1}{N_{cycles}*T_{clk}} = 5.03mS$ . Given that our goal is periodic updates to compensate for slow temperature drifts, this cycle time is more than adequate for our periodic training given 457 458

While this demonstrates initial feasibility, obtaining accurate power and latency numbers would 459 require substantial cross-functional design. However, our initial analysis shows that the added vector 460 processor and SRAM for CNN inference introduce an estimated power overhead of approximately 461 10mW per microcontroller. This overhead is outweighed by two key energy-saving mechanisms:

- **Sparse ADC Design**: By reducing the number of non-uniform slice levels, our approach significantly lowers ADC power consumption compared to dense, uniform designs. For example, in flash-based ADCs, power scales proportionally with k, offering substantial savings for lower k configurations.
- Per-Lane Power Optimization: Many lanes in high-density links exhibit higher performance across tests, allowing us to configure some lanes with as few as one slice level (k = 1). As shown in Fig. 9(c), this approach preserves eye area margins while optimizing power on a per-lane basis, akin to the waterfilling technique in wireless communications (Cioffi, 2023). These tailored configurations enable significant energy efficiency improvements in terms of I/O per mm and pJ/bit.

These techniques collectively reduce receiver power consumption, making the CNN overhead justifiable and reinforcing the practicality of our proposed approach for high-density link applications.

7 **APPLICATIONS AND POTENTIAL BENEFITS** 

Looking ahead, we showcase some of the potential benefits for AI computing. To illustrate the high-479 speed link density improvements, we collected measurement data on a GDDR memory interface 480 (18Gbps) as shown in Fig 9(a). This system was an early version of a Notebook platform where 481 there was high crosstalk on a few signals. 482

We utilized our scheme on the weakest bits impacted by large crosstalk with k = 2 slice levels. 483 Fig. 9(b) shows the BQM gain when using crosstalk terms. As shown in Fig. 9(c), lanes with higher 484 performance can be configured with minimal slice levels (k = 1), effectively reducing power 485 consumption while maintaining error-free operation.

- 462 463
- 464 465

- 468
- 469 470
- 471
- 472 473

475 476 477



# 540 REFERENCES

550

556

558 559

560

561

565

566

567

571

572

573

574

581

582

583

584

542	Dimitri P. Bertsekas.	Dynamic Programming	g and Optimal	Control,	volume 2.	Athena Scientific,
543	2005.					

- John Cioffi. Ee379 course reader advanced digital communication. Stanford University, 2023.
   Available online at: https://cioffi-group.stanford.edu/ee392aa/course\_reader.html.
- Ian Goodfellow, Yoshua Bengio, and Aaron Courville. *Deep Learning*. MIT Press, 2016. Chapter
   on Convolutional Networks.
- Gurobi Optimization, LLC. Gurobi Optimizer Reference Manual, 2023. URL https://www.gurobi.com.
- Hengtao He, Shi Jin, Chao-Kai Wen, Feifei Huang, Geoffrey Ye Li, and Zongben Xu. Model-driven deep learning for physical layer communications. *IEEE Wireless Communications*, 26(5):77–83, 2019.
  - Geoffrey Hinton, Oriol Vinyals, and Jeff Dean. Distilling the knowledge in a neural network, 2015. URL https://arxiv.org/abs/1503.02531.
  - Kurt Hornik, Maxwell Stinchcombe, and Halbert White. Multilayer feedforward networks are universal approximators. *Neural Networks*, 2(5):359–366, 1989.
- Eric Jang, Shixiang Gu, and Ben Poole. Categorical reparameterization with gumbel-softmax. arXiv preprint arXiv:1611.01144, 2016. URL https://arxiv.org/abs/1611.01144.
  - Hanseok Kim. Neuraleq: Neural-network-based equalizer for high-speed wireline communication. In Proceedings of the 2023 IEEE International Solid-State Circuits Conference (ISSCC), pp. 1–3, 2023. doi: DOI-to-be-inserted.
- 568 Nikola Kovačević, ore Mišeljić, and Aleksa Stojković. Risc-v vector processor for acceleration of
   569 machine learning algorithms. In 2022 30th Telecommunications Forum (TELFOR), pp. 1–4, 2022.
   570 doi: 10.1109/TELFOR56187.2022.9983779.
  - Alex Krizhevsky, Ilya Sutskever, and Geoffrey E Hinton. Imagenet classification with deep convolutional neural networks. In *Proceedings of the 25th International Conference on Neural Information Processing Systems - Volume 1*, pp. 1097–1105. Curran Associates Inc., 2012.
- Yann LeCun, Léon Bottou, Yoshua Bengio, and Patrick Haffner. Gradient-based learning applied to document recognition. *Proceedings of the IEEE*, 86(11):2278–2324, 1998.
- Zhengyang Li, Yuhan Zhang, Yifan He, Qianqian Wang, and Yaohui Yu. Neuadc: A deep learning approach to analog-to-digital conversion. *IEEE Transactions on Neural Networks and Learning Systems*, 33(7):2934–2948, 2022. doi: 10.1109/TNNLS.2021.3094487.
  - Chris J Maddison, Andriy Mnih, and Yee Whye Teh. The concrete distribution: A continuous relaxation of discrete random variables. *arXiv preprint arXiv:1611.00712*, 2016. URL https://arxiv.org/abs/1611.00712.
- George L. Nemhauser and Laurence A. Wolsey. *Integer and Combinatorial Optimization*. Wiley-Interscience, 1988.
- Timothy J O'Shea and Jakob Hoydis. An introduction to deep learning for the physical layer. *IEEE Transactions on Cognitive Communications and Networking*, 3(4):563–575, 2017.
- K. Petermann. Nonlinear optics in silicon photonics. In 2015 International Conference on Photonics, Optics and Laser Technology (PHOTOPTICS), pp. IS-9–IS-9, Berlin, Germany, 2015. IEEE.
  - John G. Proakis. *Digital Communications*. McGraw-Hill, 5 edition, 2007.

- 594 Mohammad Samiee, Ehsan Rajavi, Miloš Krstić, and Marc Pollefeys. Deep analog-to-digital con-595 verter for wireless communication. In Proceedings of the 2020 IEEE International Symposium 596 on Circuits and Systems (ISCAS), pp. 1-5, 2020. doi: 10.1109/ISCAS45731.2020.9180512.
- 597 Ali H. Sayed. Fundamentals of Adaptive Filtering. John Wiley Sons, 2003. 598
- V. Stojanovic, A. Ho, B. W. Garlepp, F. Chen, J. Wei, G. Tsang, E. Alon, R. T. Kollipara, C. W. 600 Werner, J. L. Zerbe, and M. A. Horowitz. Autonomous dual-mode (pam2/4) serial link transceiver 601 with adaptive equalization and data recovery. *IEEE Journal of Solid-State Circuits*, 40(4), 2005.
  - TensorFlow-Team. Tensorflow lite for microcontrollers. https://www.tensorflow.org/ lite/microcontrollers, 2019. Accessed: 2024-09-24.
- Laurence A. Wolsey. Integer Programming. Wiley, 1998. 605
  - Alessio Zappone, Marco Di Renzo, and Mérouane Debbah. Wireless networks design in the era of deep learning: Model-based, ai-based, or both? IEEE Transactions on Communications, 67(10): 7331-7376, 2019.

### APPENDIX А

602

603

604

606

607

608

609 610

611 612

614

615

616

### **RECEIVER DESIGN AND TARGET LINKS** A.1 613

Figure 10 illustrates representative receiver architectures for short-reach links (a) and long-reach links (b). In Fig. 10(a), the design employs a simple 1-tap decision feedback equalizer (DFE) with basic analog-to-digital conversion using low complexity "samplers".



Figure 10: Illustration of Benefit When Increasing Observed Feedback Terms on Voltage Margin 632 (a) Channel pulse response (b) CDF without equalization (c) CDF using conventional 1-tap DFE (d) CDF with proposal (e) Conventional DFE schematic (f) Proposal schematic 634

635

633

In contrast, Fig. 10(b) shows a more complex receiver architecture used for longer-reach links like 636 Ethernet. It incorporates time-interleaved analog-to-digital converters (ADCs), where each ADC 637 has n bits of precision, resulting in  $k = 2^n$  levels. Typically, these ADC levels are uniformly 638 spaced. The additional DSP stages-such as Continuous-Time Linear Equalizers (CTLE), Feed-639 Forward Equalizers (FFE), Decision Feedback Equalizers (DFE), and Maxium Likelihood Sequence 640 Detectors (MLSD) are necessary to mitigate ISI over longer distances. This added complexity comes 641 at the cost of increased power consumption and silicon area. Our focus in this work is on links with 642 receivers similar to Fig. 10(a).

643

### 644 THEORETICAL DISCUSSION ON ERROR BOUNDS A.2 645

Our CNN is trained to approximate the solution of an ILP problem by learning from optimal ILP 646 solutions generated offline. While we demonstrated that the CNN achieves good performance, a 647 more formal proof of the error bounds between the ILP and CNN solutions has not yet been derived.

	r, the CNN-based solution, introduces approximation errors due to the following factors:
	• Neural Network Generalization Error: The CNN learns a mapping from inputs to op- timal ILP solutions, but the approximation may deviate from optimality, specifically for unseen test cases. We did shows results on the unseen test case, but we make the general observation here
	<ul> <li>Universal Function Approximators: While neural networks are universal approximators, the limited capacity of the network (depth and neuron count) and training data limitations may introduce errors.</li> </ul>
For solu	mally, let $S_{ILP}$ represent the optimal solution derived from the ILP, and let $S_{CNN}$ be the tion predicted by the CNN. We are interested in deriving a bound on the approximation error $T_{LP} - S_{CNN} \parallel$ under some relevant metric factoring in the multi-task solution nature.
Wh erro hyp	ile a closed-form bound on $  S_{ILP} - S_{CNN}  $ has not been established, the approximation r can be tied to the CNN's ability to minimize the custom loss function during training. We othesize that error bounds could be formulated based on the following factors:
	• <b>Network Capacity:</b> Larger CNN architectures may provide tighter approximations of the ILP solutions. Of course, in our practical implementation, we have the additional constraint of fitting within a microcontroller.
	• Training Data: A more extensive dataset can improve the network's generalization, potentially reducing the error. We mentioned this in the paper for the $k = 4$ case.
	• Loss Function Behavior: The custom loss function, which mimics the ILP objective, plays a big role in the approximation error (along with the more conventional losses). A formal analysis of the custom loss function including the affine translation and Gumbel-Softmax may help to bound this error.
• •	IL D DSEUDO CODE
A.3 We Alg	ILP PSEUDO-CODE detail our pseudo-code to find the optimal BQM with the input per-pattern matrices below in orithm 1.
A.3 We Alg <u>Alg</u>	ILP PSEUDO-CODE detail our pseudo-code to find the optimal BQM with the input per-pattern matrices below in orithm 1.
A.3 We Alg <u>Alg</u> 1: 2: 3: 4: 5:	ILP PSEUDO-CODE detail our pseudo-code to find the optimal BQM with the input per-pattern matrices below in orithm 1. orithm 1 Optimization of Receiver Parameters via ILP Define Inputs: 3D Matrix $err_mat$ which is $2^m \times n \times p$ consisting of error information for each pattern case Define Parameters: Number of pattern cases $2^m$ , voltage steps $n$ , phase steps $p$ , unique levels $k$ . Define Decision Variables:
A.3 We Alg 1: 2: 3: 4: 5: 6: 7: 8: 0:	ILP PSEUDO-CODE detail our pseudo-code to find the optimal BQM with the input per-pattern matrices below in orithm 1. orithm 1 Optimization of Receiver Parameters via ILP Define Inputs: 3D Matrix $err\_mat$ which is $2^m \times n \times p$ consisting of error information for each pattern case Define Parameters: Number of pattern cases $2^m$ , voltage steps $n$ , phase steps $p$ , unique levels $k$ . Define Decision Variables: Binary $X[i, l]$ for each pattern $i$ and level $l$ , indicating if level $l$ is chosen for pattern $i$ . Binary $W[j, z]$ for each voltage-time coordinate $(j, z)$ , indicating if coordinate is error-free. Binary $U[l]$ for each level $l$ , indicating if level $l$ is active Objective:
A.3 We Alg 1: 2: 3: 4: 5: 6: 7: 8: 9: 10:	ILP PSEUDO-CODE detail our pseudo-code to find the optimal BQM with the input per-pattern matrices below in orithm 1 Optimization of Receiver Parameters via ILP Define Inputs: 3D Matrix err_mat which is $2^m \times n \times p$ consisting of error information for each pattern case Define Parameters: Number of pattern cases $2^m$ , voltage steps $n$ , phase steps $p$ , unique levels $k$ . Define Decision Variables: Binary $X[i, l]$ for each pattern $i$ and level $l$ , indicating if level $l$ is chosen for pattern $i$ . Binary $W[j, z]$ for each voltage-time coordinate $(j, z)$ , indicating if coordinate is error-free. Binary $U[l]$ for each level $l$ , indicating if level $l$ is active Objective: Maximize error-free coordinates: Maximize $\sum_{j=1}^{n} \sum_{z=1}^{p} W[j, z]$ .

Our ILP formulation itself does not assume linear quantization levels, as demonstrated in the pseudocode in Algorithm 1 of the paper. Instead, it optimizes based on the input BQM. If the BQM is generated using linear ADC offset assumptions, this may influence the labels provided by the ILP

solver. However, the framework is adaptable to non-linearities, provided the BQM accurately captures them. The CNN, trained on the BQM data, is designed to learn patterns and variations inherent in the input data. While the current study validates the framework on electrical links with minimal non-linearities, the approach is flexible and can be extended to handle more pronounced non-linear behaviors.

708 A.4.1 FRAMEWORK'S FLEXIBILITY

The LUTs in the receiver allow for non-linear equalization by enabling independent adjustment of slice levels for each pattern. For instance, a 0-1-0 (m = 3) pattern need not correspond to the exact "negative" slice level of a 1-0-1 pattern. This flexibility supports a range of non-linear behaviors in the ADC, receiver, or transmitter. Including this discussion clarifies that the framework is not restricted to linear systems and is.

715 716

707

A.4.2 FUTURE EXTENSIONS

While the current work focuses on electrical links, systems such as optical channels, which exhibit
larger non-linearities, represent a complementary research direction. Discussing non-linearities provides a foundation for extending the framework to these systems in future work. Scope and Completeness of the Current Study:

- 721
- 722 A.4.3 VALIDATION ON REAL-WORLD DATA:

The framework has been validated on real lab-measured BQM data from electrical links as discussed in Section 7 of the paper, where there likely are some non-linearities, albeit minimal. Electrical links are ubiquitous in modern computing platforms (memory interfaces, chiplet based interfaces, GPU-GPU, CPU-GPU inter-chip links off-chip, Networking, ...) so solving this problem is impactful and practical on its own.

728 729

730

734 735

736

A.4.4 JUSTIFICATION FOR SEPARATE VALIDATION OF NON-LINEARITIES

Testing the framework under significant non-linearities, such as those found in optical systems,
 would require substantial extensions to the current study, including:

- Generating per-pattern BQM data for optical channels with high non-linearities.
- Training and validating the CNN on datasets that reflect these unique system characteristics.

These extensions are large enough to warrant a dedicated paperas incorporating them into the currentwork would detract from our existing contributions.

739

740 A.5 SIGNAL DETECTION 741

For digital communication, we need to sample this continuous time waveform to convert the 742 data to bits. Figure 11(a) captures the resulting time-domain receiver response for a signal af-743 ter launching a pulse on its own (ISI) and neighboring transmitter (crosstalk). Transitioning to a 744 discrete time statistical model, the voltage probability density function (PDF) for the receiver at 745 a given sampling time can be computed by factoring pattern probabilities along with the condi-746 tional channel probability  $p_{y|x}$ . To calculate the probability of error, we consider a simple signaling scheme where we only send a "0" or "1" and use a single threshold (k = 1). An er-747 748 ror occurs when y(t') crosses the threshold  $v_{\rm ref}$  incorrectly relative to the binary value of the 749 main input signal  $P(\text{error} \mid x_{\text{main}}(t') = 0) = P(y(t') > v_{\text{ref}} \mid x_{\text{main}}(t') = 0)$  and 750  $P(\text{error} \mid x_{\text{main}}(t') = 1) = P(y(t') < v_{\text{ref}} \mid x_{\text{main}}(t') = 1)$ . The optimum signal detec-751 tor chooses the message which minimizes the probability of error, which can be thought of as a 752 maximum a posterior detector (MAP) Cioffi (2023). In the case where the pattern probabilities  $(p_x)$ 753 are equal, this reduces to a maximum likelihood detector. Figure 11(b) shows the resulting voltage PDF and its integrated CDF. In this paper, we investigate the benefit of using additional threshold 754 levels (k > 1) along with simple boolean functions on a signal and its neighbors' history to improve 755 link performance.

756

758

759

760

761

762

763

764 765

766 767 768

790

805

806 807

10 Slice PDF → ISI → Crosstalk 0.3 Threshold CDF 10 0.25 Amplitude (V) 0.2 Rate 10-4 0.15 10<sup>-10</sup> 0.1 0.05 .ogic "0" Logic "1 10-12 0 -0.05 10-14 15 0 0.4 0 10 0.2 Unit Interval Volts

Figure 11: MIMO channel model: (a) Pulse response (b) Statistical evaluations

# A.6 MATHEMATICAL FRAMEWORK & RECEIVER PROPOSALS

The voltage at the receiver, y(t), is a linear superposition of prior transmitted bits (called ISI), crosstalk from nearby lanes, and noise. Let  $p_{j,\nu}(t)$  represent the received voltage on channel  $\nu$  at time t for a pulse transmitted at time 0 from channel j. For  $j \neq \nu$ , this is crosstalk; for  $j = \nu$ , it is the channel pulse response. The response from an example channel is shown in Figure 12.

To account for the influence of previous bits (up to M symbols) and sum over all channels j to capture crosstalk, we express the received voltage as:

780  
781 
$$y_{\nu}(nT+t) = \sum_{j=1}^{J} \sum_{m=0}^{M} x_j[n-m] \cdot p_{j,\nu}(t+mT) + \eta(t)$$
782 (3)

where  $x_j[i]$  are the transmitted symbols on channel 'j', J is the number of lanes, M is the number of prior symbols, T is the symbol period, and  $\eta(t)$  is random noise.



Figure 12: MIMO (multiple-input multiple-output) channel model pulse response

Looking at Eqn. 3, it is easy to see that preceding bits  $(x_j[n-m])$  influence  $y_{\nu}(nT)$  by shifting the eye by  $p_{j,\nu}(mT)$ . This means one can get better margins by moving the slice level depending on the prior bits, the basis of DFE Cioffi (2023) which is explained next.

# 791 A.7 TWO SLICE LEVELS

792 We first explore increasing the 1D voltage margin metric using k = 2 levels and previous decisions 793 to determine which level to use. This metric can be visualized by taking a vertical slice of the eye 794 diagram in Fig. 1(c), and use the x-axis to plot the error rate on a log scale. Consider a channel with a time-domain response shown in Fig. 13(a), where the main signal amplitude is  $h_0$  with three 796 dominant ISI cursors  $h_1, h_2, h_3$ . Using a single threshold (Fig. 13(b)) yields minimal voltage margin. A conventional unrolled decision feedback equalizer (DFE) typically uses  $2^m$  levels for m797 noise sources Stojanovic et al. (2005). With k = 2, only one noise source can be targeted, so we 798 cancel  $h_1$  by setting slice levels to  $\pm \frac{h_1}{2}$  and using y[n-1] to select the correct level (Fig. 13(e)). 799 As seen in Fig. 13(c), the voltage margin improvement corresponds to  $h_1$ . To also mitigate  $h_2$ 800 and  $h_3$ , a conventional unrolled DFE would require  $k = 2^m = 8$  levels. Since adding levels 801 increases power and complexity, we ask: Can we increase the margin with k = 2 by observing 802 y[n-1], y[n-2], y[n-3]?803

This is feasible if the sum of any subset of non-dominant terms exceeds the dominant term:

$$j = \arg \max(|\mathbf{h}|), \quad \sum_{i \neq j} |h_i| > |h_j| \tag{4}$$

Given  $h_2 + h_3 > h_1$ , observing all three feedback terms should enhance the margin, as shown in Fig. 13(d). The LUT in Fig. 13(f) has  $2^m = 8$  entries, simplifying the logic to a majority voting function among y[n-1], y[n-2], y[n-3]. While k = 8 levels allow precise voltage margin



Figure 13: Illustration of Benefit When Increasing Observed Feedback Terms on Voltage Margin (a) Channel pulse response (b) CDF without equalization (c) CDF using conventional 1-tap DFE (d) CDF with proposal (e) Conventional DFE schematic (f) Proposal schematic

maximization, our goal is to enhance efficiency with minimal k. We demonstrate that with the same complexity of a k = 2 ADC, performance improves by considering additional observations. This approach generalizes to any k levels and m feedback taps, but we need to introduce a more suitable metric for link performance before formally defining our optimization problem.

# A.8 2D AREA MARGIN METRICS & ERROR COUNTERS

Given there are numerous sources of both voltage and timing error in links, we propose using the eye area, a 2D area metric, since it indicates how much uncertainty we can tolerate in both dimensions. From an implementation perspective, we can measure this by doing a nested sweep across (time, voltage) and track the errors in a training sequence as shown in Fig. 14. We have error counters that correspond to the various pattern cases which we are observing (y[n-1], ..., y[n-m]), resulting in  $2^m$  counters. While the representation of margin in the continuous time domain as in Eqn. 3 is referred to as an eye diagram, we introduce the term bivariate quality metric (BQM) since it is after sampling. This metric is defined as  $\sum_{v} \sum_{t} BER(v,t) < \kappa$  or the number of points in a 2D grid of voltage and timing points which meet a target bit error rate (BER)  $\kappa$ .



Figure 14: Bi-variate Quality Metric (BQM) implemented using a nested 2D Sweep with hardware error counters

# A.9 ON-CHIP SAMPLING SCOPE

For most link characterization efforts, there are error counters which indicate whether a specified bit sequence has errors. Usually sweeps are performed in the voltage and time domains to check the

margin in the eye. While this method is quite effective in characterizing link margin, one drawback
is that there is no indication for which symbols were erroneous. To address this limitation, we
developed a virtual on-chip sampling scope. Similar to the link characterization approaches, we
sweep the eye in both voltage and time dimensions, but we now have a register to record the bit
stream. The pseudo-code is listed in Algorithm 2.

