Abstract

This paper presents a novel nearest neighbor search algorithm achieving TPU (Google Tensor Processing Unit) peak performance, outperforming state-of-the-art GPU algorithms with similar level of recall. The design of the proposed algorithm is motivated by an accurate accelerator performance model that takes into account both the memory and instruction bottlenecks. Our algorithm comes with an analytical guarantee of recall in expectation and does not require maintaining sophisticated index data structure or tuning, making it suitable for applications with frequent updates. Our work is available in the open-source package of Jax and Tensorflow on TPU.

1 Introduction

The $K$-nearest neighbor ($K$-NN) search problem has a wide range of applications in machine learning and information retrieval systems, including image search (Jia et al., 2021; Babenko and Lempitsky, 2016), semantic textual retrieval (Liu et al., 2009; Cer et al., 2018), anomaly detection (Gu et al., 2019; Omar et al., 2013), recommendation systems (Sarwar et al., 2002; Zhao et al., 2019), as well as serving as a component for a downstream tasks (Borgeaud et al., 2021; Gu et al., 2020; Lindgren et al., 2021; Shazeer et al., 2017). Given a query, the objective of $K$-NN is to identify $K$ closest datapoints from a database of finite number of data points in a vector space. The main challenge of designing a good $K$-NN algorithm is to compute accurate $K$-NN results while being computationally efficient.

Solving the $K$-NN problem on accelerators has emerging interests from both the academia and the industry (Johnson et al., 2021; Shanbhag et al., 2018; Zhao et al., 2020). Many accelerators can deliver hundreds of Tera Floating Point Operations Per Seconds (TFLOPS) vital to the neighbor distance computation. However, utilizing accelerators in $K$-NN problems is not straightforward; multiple issues in data locality, memory bandwidth, and multiple types of hardware parallelism need to be carefully considered to achieve high utilization. In this paper we extend the roofline performance model (Williams et al., 2009) to quantify the hardware characteristics accurately. As a result, we designed a $K$-NN algorithm to reach peak performance by the precise modeling of the accelerators, and our TPU implementation aligned with our predicted performance.

The main contributions of this work are:

* Equal contributions.
• We extend the roofline model to address the operation throughput differences of the instructions, essential to the algorithm analysis in this paper.
• We design an approximate $K$-NN algorithm with recall and performance guarantees based on our proposed roofline model.
• We conduct experiments verifying our TPU implementation of the algorithm accurately aligned with the performance model and achieves state-of-the-art speed-recall trade-offs on standard nearest neighbor search benchmarks.

2 Preliminaries

This section covers the necessary notations to work with the nearest neighbor search problem. Given a matrix $A \in \mathbb{R}^{M \times N}$, we let $a_{i,j}$ denote the item at the $i$th row and $j$th column of $A$, and $a_i$ denote the $i$th row-vector of $A$. We use the matrix $X \in \mathbb{R}^{N \times D}$ to abbreviate a set-representation of a database $X = \{x_i\}_{i=1,2,\ldots,N}$ with $N$ data points, where each data point $x_i \in \mathbb{R}^D$ is a row vector of the matrix $X$ in a $D$ dimensional vector space. The set and matrix representation of database $X$ are used interchangeably in this paper.

The $K$ nearest neighbor search problem is stated as follows. Given a database $X \in \mathbb{R}^{N \times D}$ and a query vector $q \in \mathbb{R}^D$, find the subset $S^* \subset X$ collecting the $K$-closest data points to $q$:

$$S_q^* = \text{K-argmin } D(q, x),$$

(1)

where $D(x, y)$ is a distance measure such as Euclidean distance $D_{\ell^2}(x, y) := \|x - y\|_2$ or the cosine distance $D_{\cos}(x, y) := 1 - \langle x, y \rangle / \|x\|\|y\|$. A related problem is the maximum inner product search (MIPS), where the goal is to find the data points that have the highest inner products with the query:

$$S_q^* = \text{K-argmax } \langle q, x \rangle,$$

(2)

MIPS is equivalent to the cosine similarity search when all data points are $\ell^2$-normalized.

3 Related work

Exhaustively searching all pair-wise distances between the query and the entire database is compute-intensive and often infeasible on many platforms. Therefore, a problem extensively discussed in the literature (Wang et al., 2014, 2015) is to find approximate nearest neighbors (ANN) in exchange of speed. By convention, the quality of ANN is measured by

$$\text{Recall} := \frac{|S_q \cap S_q^*|}{|S_q^*|},$$

(3)

where $S_q \subset X$ denotes the set of data points retrieved by the search method.

**Compressed domain search** One class of ANN approaches is to search on a lossy-compressed problem domain. These methods are composed in two steps: a) search on compressed representation of the original problem to find a set of candidate data points, b) compute the distances between the query and the candidate data points to select the top-$K$ results. Since only a subset of data points requires the exact distance computation, the overall cost is reduced.

The two steps can be composed in arbitrary ways. Locality sensitive hashing (Andoni et al., 2015; Neyshabur and Srebro, 2015) applies search followed by scoring; tree-search (Muja and Lowe, 2014; Dasgupta and Freund, 2008) applies the two steps recursively; graph-search (Malkov and Yashunin, 2018) iterates between two steps until the stopping condition is met. And the inverted file (IVF)

---

\[\text{Here we mean data structures like tree, graph, locality sensitive hash etc.}\]
method (Jegou et al., 2010; Babenko and Lempitsky, 2014; Baranchuk et al., 2018; Guo et al., 2020) search on subset of data points indexed by the k-means centroids.

We see that there are two major challenges with the compressed domain search:

- Fractional search has a poor cache reuse rate because the candidate data points for each query rarely overlaps. We show optimizing the cache usage has a huge headroom for accelerators in Section 4.2.
- Tweaking the speed-recall trade-off is data-dependent and non-trivial to tune. The key result of Beyer et al. (1999) states that the distance contrast of neighbors diminishes with increasing dimensionality (also known as the curse of high dimensionality). Furthermore, the key result of Rubinstein (2018) states that sub-linear time nearest neighbor search with high recall is impossible for Euclidean, Manhattan, or Hamming distance; otherwise, it contradicts the Strong Exponential Time Hypothesis (Impagliazzo and Paturi, 1999).

Our work takes an opposite approach to focus on machine efficiency with zero search space pruning. Moreover, since our method computes all the distances, it is immune to the curse of high dimensionality.

Accelerators In this paper, the phrase accelerators represents a class of specialized hardware to accelerate machine learning workloads. In particular, we are interested in the novel platforms that deliver high FLOP/s for distance computation, namely Google TPU V3, V4, Nvidia GPU V100, and A100 in our analysis and evaluation.

Modern accelerators have special computation units for matrix multiplication, providing a higher operation throughput over the regular coefficient-wise operations. The corresponding units are tensor cores in Nvidia GPUs (Markidis et al., 2018) and systolic arrays in Google TPUs (Jouppi et al., 2017; Norrie et al., 2021). Addressing these operation throughput differences is essential to our algorithm design.

While accelerators excel in parallelism, developing an efficient K-selection algorithm on accelerators is still an active research area (Monroe et al., 2011; Shanbhag et al., 2018; Johnson et al., 2021; Zhao et al., 2020). Accelerators with higher FLOP/s introduce a higher opportunity cost of computing the K-selection problem instead of the distance computation. The trend of the increasing FLOP/s in accelerators motivated us to optimize the FLOP/s usage by reducing the time required for computing K-selection.

4 Methodology

This section presents a performance model to identify non-trivial bottlenecks on multiple platforms and demonstrates some fundamental limits when designing algorithms for K-NN and related problems, and we see that the cache inefficiency of the compressed domain methods introduces a significant cost on accelerators.

We model the accelerator’s runtime as executing a sequence of computation kernels, where each kernel is a compiled subroutine on the accelerator used by the main program on the CPU. A kernel may be composed of one or several high-level operators: Einsum, ReLU, ArgMax, etc., and each kernel can have different performance characteristics.

Given a sequence of kernels $k_i$, we let $W_i$ denotes the total amount of work and $P_i$ denotes the operational speed. Our goal is to estimate the total time of a program:

$$t = \sum_i \frac{W_i}{P_i}. \quad (4)$$

In the following example, we focus on the MIPS problem. Let $Q \in \mathbb{R}^{M \times D}$ and $X \in \mathbb{R}^{N \times D}$ denote the queries and the database, the runtime of a generic approximate-MIPS program can be modeled as

$$t = \frac{\lambda W_D}{P} + \mathcal{O}(\text{Auxiliary}) \geq \frac{\lambda W_D}{P}, \quad (5)$$
Table 1: Hardware specifications for the generalized roofline model

<table>
<thead>
<tr>
<th>Name</th>
<th>$\pi$ (TFLOP/s)</th>
<th>$\beta$ (GB/s)</th>
<th>$\gamma$ (TCOP/s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPU V100</td>
<td>125</td>
<td>900</td>
<td>15.7</td>
</tr>
<tr>
<td>GPU A100</td>
<td>312</td>
<td>1555</td>
<td>19.5</td>
</tr>
<tr>
<td>TPU V3</td>
<td>126</td>
<td>858</td>
<td>4.0</td>
</tr>
<tr>
<td>TPU V4</td>
<td>274</td>
<td>1144</td>
<td>4.3</td>
</tr>
</tbody>
</table>

where $W_D$ denotes the total FLOPs required for searching the entire database, and $\lambda$ denotes the search fraction. We note that $P$ varies by algorithm and platform. Traditionally, compressed domain search methods minimize $\lambda$ but sacrifice cache efficiency. Our method use an alternative route to optimize $P$ instead.

4.1 Instruction throughput-aware roofline model

This subsection describes how we model the kernel-dependent performance $P$ on multiple platforms with a small extension of the roofline model.

The classic roofline model (Williams et al., 2009) is a function of machine peak performance $\pi$ measured in FLOP/s, machine peak memory bandwidth $\beta$ measured in bytes/s, and arithmetic intensity $I_{MEM}$ expressed as the ratio of floating-point operations performed to data movement (FLOP/byte). The model states the performance is bounded by $P \leq \min(\pi, \beta \times I_{MEM})$.

We desire to model kernels that has a mixture of floating point operations accelerated by dedicated hardware as well as other coefficient-wise operations. The coefficient-wise operations are abbreviated as COPs. Almost every non matrix multiplication operations are COPs, including vectorized add, multiply, compare, conditional-move, etc. We use the symbol $\gamma$ for peak COP/s on platforms, and define the instruction throughput intensity $I_{COP}$ as the ratio between the number FLOPs and the number of COPs performed in a kernel (FLOP/COP). The attainable performance of a kernel is bounded by:

$$ P \leq \min \left\{ \frac{\pi}{\beta \times I_{MEM}}, \frac{\gamma \times I_{COP}}{} \right\} $$

The statement is self-explanatory because the inadequate resources impede the kernel throughput.

Table 1 lists the properties of selected accelerators for our analysis. The roofline model is commonly used in accelerator profiling tools but not as frequently discussed in algorithm designs. The following sections show how the model prevents pitfalls due to the hardware constraints.

4.2 The memory bandwidth bound

This subsection demonstrates how to evaluate if a kernel hits the memory bandwidth wall. We associate the distance computation with three levels of BLAS (Dongarra et al., 1990). Level 1 BLAS describes vector operations on non-consecutive memory access, such as computing distances while traversing through a graph. Level 2 BLAS represents scoring a query with consecutively stored data points. Level 3 BLAS expresses batched query-database distance computation, often used in brute-force scoring.

Compressed domain searches are either level 1 or 2 BLAS due to the cache inefficiency. It has $O(1)$ memory arithmetic intensity because the number of FLOPs is proportion to the bytes read. Combining (5) and (6) we have the following remark:

**Remark 1.** Distance computations in compressed domain searches are memory bandwidth bounded. In our model, the runtime is lower bounded by: $t \geq O(\lambda W_D / \beta)$.
Figure 1: Memory rooflines of accelerators and a dual-sockets Intel skylake machine as a baseline. Each colored line denotes the maximum performance a platform could achieve, and each vertical line represents the memory arithmetic intensity of an algorithm. The intersections of the lines show the maximum performance of an algorithm could achieve on a platform. We label three levels of BLAS kernels and our algorithm described in Section 5.

To estimate the memory arithmetic intensity for level 3 BLAS, we continue to use \( Q \in \mathbb{R}^{M \times D} \) and \( X \in \mathbb{R}^{N \times D} \) for denoting queries and database. In many \( K \)-NN applications \( N \) and \( M \) are much greater than \( D \). The corresponding memory arithmetic intensity is:

\[
I_{\text{MEM}} = \frac{2MND}{4MN + o(MN)} \approx \frac{D}{2}. \tag{7}
\]

The largest term in the denominator of (7) is the \( 4MN \) bytes of the query-database distances. We omit the insignificant terms and refer readers to (Golub and Van Loan, 2013, Section 1.5.4) for a comprehensive review on memory transfers in block matrix multiplications.

Figure 1 shows that the distance scoring kernels of different BLAS levels can easily hit the memory bandwidth wall. In order to attain high performance, we designed our algorithm to aggregate the results within the kernel to avoid writing the \( O(MN) \) bytes into memory.

### 4.3 The instruction bandwidth bound

The use of COPs (non matrix multiplication instructions) introduce another slowdown. We let \( C \) denotes the number of COPs used per dot-product score in a kernel equipped with COPs and matrix multiplication instructions. There are \( M \times N \) dot-product scores, so the total COPs used in a kernel is \( CMN \). To prevent hitting the COPs bandwidth wall, we must satisfy:

\[
I_{\text{COP}} = \frac{2MND}{CMN} \geq \frac{\pi}{\gamma}, \tag{8}
\]

\[
\Rightarrow C \leq \frac{2D \times \gamma}{\pi}. \tag{9}
\]

The number of COPs we can afford in the kernels is scarce. We take \( D = 128 \) as an example and substitute it into (9). We can only use 4 coefficient-wise instructions per dot-product for TPU V4, and 16 for GPU A100. We conclude with the following remark:

**Remark 2.** Exact and generic \( K \)-selection algorithm cannot be efficiently implemented with the coefficient-wise operations for the selected platforms (GPU V100, A100, TPU V3 and V4).

Because of Remark 2, we develop an approximate approach to achieve the peak performances.
5 Algorithm

Algorithm 1: PartialReduce for MIPS

| Input: $Q \in \mathbb{R}^{M \times D}$ Batch queries |
| Input: $X \in \mathbb{R}^{N \times D}$ Database |
| Input: $2^W$ Bin size |
| Output: $V \in \mathbb{R}^{M \times L}$ Top-$K$ values |
| Output: $A \in \mathbb{N}^{M \times L}$ Top-$K$ indices |

1. for $i \leftarrow 1$ to $M$
   2. for $j \leftarrow 1$ to $N$
      3. $y_{i,j} \leftarrow \langle q_i, x_j \rangle$
      4. $l \leftarrow \text{ShiftRight}(j, W)$; /* Unrolled and does not cost COP */
      5. $b \leftarrow y_{i,j} > v_{i,l}$; /* COP 1: Vectorized compare */
      6. $v_{i,l} \leftarrow \text{if } b \text{ then } y_{i,j} \text{ else } v_{i,l}$; /* COP 2: Vectorized conditional move */
      7. $a_{i,l} \leftarrow \text{if } b \text{ then } j \text{ else } a_{i,l}$; /* COP 3: Vectorized conditional move */

Our algorithm consists of two kernels:

1. PartialReduce kernel computes the distances and partially aggregate the results from $M \times N$ distances to $M \times L$ distances with original indices.
2. ExactRescoring kernel is an optional kernel that aggregates the final top-$K$ results. The complexity is $O(ML \log^2(L))$ by a bitonic sort followed by a truncation.

The PartialReduce kernel is where most of the time and compute takes place. See Algorithm 1 for an outline of the algorithm. We collect top-1 distances from the $L$ non-overlapping bins of size $2^W$ for each query, resulting high arithmetic intensities:

\[ I_{MEM} \approx O\left(\min(M, N)\right), \quad (10) \]
\[ I_{COP} = \frac{2MN D}{CMN} = \frac{2D}{C}. \quad (11) \]

We show these arithmetic intensities can achieve high performance on real world database in section 6.1. See Appendix A.3 for the detailed expansion of the algorithm and how the arithmetic intensities are derived.

5.1 Recall estimation

This section shows the PartialReduce kernel can achieve high recall with good speed. We reformulate our problem in terms of balls and bins. We have $K$ balls representing the top-$K$ distances that are thrown into $L$ bins. The location of each ball is chosen independently and uniformly at random. We let $Z$ denotes the random variable of the number of balls that do not have collisions. Following the recall definition $[1]$ we have:

\[ \text{Recall} \geq \frac{Z}{K}, \quad (12) \]

which is a standard Birthday problem:

\[ \mathbb{E}[\text{Recall}] \geq \frac{\mathbb{E}[Z]}{K} = \left(\frac{L - 1}{L}\right)^{K-1}. \quad (13) \]
Our goal is to find the minimal $L$ such that the expected recall is greater equals to the target recall $r$. Finding $L$ is simple because (13) is invertible in the natural range $0 < r < 1$.

$$E[\text{Recall}] \geq r \Rightarrow L \geq \frac{1}{1 - r^{1/(K-1)}} \approx \frac{K - 1}{1 - r}. \quad (14)$$

The approximation in (14) follows from Appendix A.4. Since $L$ is at the order of $K$, and in most applications $K \ll N$, the cost of the ExactRescoring kernel is amortized out. Thus we affirm the claim that our method attains high performance with an analytical recall guarantee.

6 Evaluation

In this section, we show that our proposed algorithm and implementation are near the hardware limit and lead to superior performance over the baselines of similar recalls. We applied our algorithm to two datasets from the public ANN benchmarks (Aumüller et al., 2020). In our first evaluation, we compare the measured FLOP/s to the theoretical peak governed by the proposed refinement of the roofline model (6), proclaiming our implementation is reaching the hardware peak performance. In the second benchmark, we compare the end-to-end performance with competitive baselines with pre-tuned parameters. We plot each algorithm’s speed-recall curve and show ours achieves the state-of-the-art. Finally, we measure the algorithm’s scalability by varying the dataset size and number of TPUs used.

6.1 Comparison with the theoretical peak

This section shows that our refined roofline model (6) captures additional performance characteristic over the classic roofline model, and demonstrates our kernels are having near optimal performances. We select the Glove^4 (Pennington et al., 2014) and Sift^5 (Jegou et al., 2010) datasets from the ANN benchmarks. Their corresponding distances are the cosine distance and the Euclidean distance. See the code snippets in Appendix A.1 and A.2

^4Released in Apache license 2.0.
^5Released in CC0 public domain.
We select the Faiss GPU (Johnson et al., 2021) implementation as our baseline. Faiss provides three algorithms: Flat, IVF-Flat, and IVF-PQ. The Flat algorithm performs a brute-force search, and the IVF-Flat and IVF-PQ algorithms correspond to the inverted file method with and without the product quantization (Jegou et al., 2010; Johnson et al., 2021). We use the repository’s suggested inverted file size (16384) in the IVF methods.

Figure 3: Recall-speed trade-off benchmarks. The x-axis is recall for \( k = 10 \); up and to the right the better of the trade-off. The GPU methods (IVF-Flat, IVF-QP, and Flat) are released by Faiss (Johnson et al., 2021). For each IVF\( ^+ \) benchmark, the search fractions are \( \lambda = \{0.24\%, 0.61\%, 1.22\%\} \).

See Figure 2, the colored lines represent machines’ max performances, and the dots represent each benchmark with its measured FLOP/s. The classic roofline on the left shows that our in-cache aggregation strategy has a large memory arithmetic intensity (~4,700) exceeding the memory bandwidth ridge points \( \pi/\beta \). However, it is difficult to diagnose why the Euclidean distance search does not perform well on TPU V4 from the classic roofline plot.

Fortunately, when combined with the instruction bandwidth roofline we can tell the performance regression is caused by hitting the coefficient-wise operation throughput wall. Therefore we affirms the claim that our MIPS solution is reaching the peak FLOP/s, and our Euclidean distance search solution is meeting the compute bound on TPU V4 and attaining the peak FLOP/s on TPU V3.

6.2 Recall-speed benchmark

To evaluate the effectiveness of the \( K \)-NN algorithm in a realistic setting, we adopted the methodology of public ANN benchmarks (Aumüller et al., 2020) to compare the end-to-end performance against other methods on the following datasets: Glove (Pennington et al., 2014), Sift (Jegou et al., 2010), NYTImes (Dua and Graff, 2017), and Last.fm (Bertin-Mahieux et al., 2011). The typical ANN benchmarks are only performed on a single platform. However, it is non-trivial to either port our TPU algorithm to GPU or vice versa. Alternatively, we selected the following GPUs with parity in peak performance to TPU (Table I).

We select the Faiss GPU (Johnson et al., 2021) implementation as our baseline. Faiss provides three algorithms: Flat, IVF-Flat, and IVF-PQ. The Flat algorithm performs a brute-force search, and the IVF-Flat and IVF-PQ algorithms corresponds to the inverted file method with and without the product quantization (Jegou et al., 2010; Johnson et al., 2021). We use the repository’s suggested inverted file size (16384) in the IVF methods.
6.3 Scalability benchmark

In the final benchmark, we examine the scalability of the algorithm from three aspects. First, we verify if the measured performance is inverse proportional to the database size. Second, we compare the scaling characteristics to the fastest GPU implementation. Last but not least, we are interested in knowing if our algorithm can horizontally scale by the number of TPUs.

We conduct our evaluation on TPU V4 and Nvidia GPU A100, which have similar peak performance and memory bandwidth. We sample the Yandex Deep dataset \( D = 96 \) into ten different scales and measure the QPS of each approach with a similar recall. Figure 4 verifies all measurements align with the ideal scalability model: \( \text{QPS} \propto \frac{\#\text{chips}}{N} \). Our method remains top performance on all database sizes and linearly scales with the TPU chips.

7 Discussion and future work

In Section 6, we benchmark our method against others on platforms with similar performances. Some questions may arise, including "is the performance gain an algorithmic optimization or due to platform efficiency?" "can we achieve the same performance gain on GPU?" or "the existence of efficient fractional-search on accelerators?" We address these questions in this section.

7.1 Platform discussions

We first discuss the modeling perspective of performance differences between platforms. In Section 4, we show that the memory bandwidth and instruction throughput bound applies to both GPU and TPU. For instance, it follows that to attain peak performance on every hardware platform, having the number of instructions used for collecting (approximate) top-k elements within \( 2\gamma \cdot D / \pi \) per distance computation is a necessary condition.

We address the hardware constraints with Algorithm 1, a platform-independent solution that achieves peak performance, and we present a TPU implementation to support our claim. Implementations for other platforms (such as GPU, CPU, or FPGA) are also feasible; however, this requires cache management, preventing cross-core memory synchronization, in-register accumulation, and instruction scheduling. Typical high-performance libraries such as MKL, cuBLAS, and Google TPU compiler

\(^6\text{Released in CC BY 4.0.}\)
use platform-specific assembly to take full control of stated requirements. Moreover, these libraries are all close-sourced. Fortunately, we have access to the TPU compiler to generate the assembly for Algorithm [1] which is sufficient to solidify our analysis. Thus we leave implementations of other platforms to future works.

7.2 Algorithm discussions

The roofline complexity of the fractional search is identical to BLAS-2 (matrix-vector multiplication), which is memory bandwidth bound. When the cycles spend on data transfer are mutually exclusive to our method, it introduces an enormous opportunity cost. Nevertheless, we see an opportunity in a heterogeneous architecture because a fractional search on the host is not mutually exclusive to applying our method to accelerators.

A motivating example is the multi-billion nearest neighbor search, where fitting the dataset into device memory is possible (through device sharding, which TensorFlow and Jax have native support) but not economical. Since brute-force distance computations are often involved in the auxiliary data structures when performing the fractional search, we may replace the brute-force portion with TPU in conduction with the remaining search off-device. We note that heterogeneous architectures with off-device storage such as host-RAM or even SSD [Jayaram Subramanya et al., 2019] [Ren et al., 2020] [Chen et al., 2021] are great starting points for future research.

8 Conclusion

Accelerator-based machine learning has become the mainstream in academics and industries. However, the performance characteristics of accelerators are counter-intuitive and difficult to program. In this paper, we propose a roofline-based complexity analysis framework to discuss the optimality of the algorithms without low-level optimization details: unrolling factors, batch window sizes, vectorization, and systolic array scheduling, which are platform-dependent and lengthy to read. We demonstrated several examples of inferring the hardware performance limits by simply addressing the kernel's total FLOPs, byte transferred, and the number of coefficient-wise instructions used. Our refined model foreshadowed non-trivial performance regression caused by the coefficient-wise instructions bandwidth. We took it into account to design a new algorithm for K-NN and achieved peak performance on TPU. Finally, our experiments showed that our method outperformed state-of-the-art baselines on platforms with similar performance characteristics, which are known to be hard to beat.

Acknowledgments and Disclosure of Funding

We would like to thank the XLA team for the continuous effort on developing the state-of-the-art compiler and the full support on enabling our new op: \texttt{approx\_max\_k}. We are also grateful to the Google Scann team for the joint effort on bridging the impactful K-NN problem into the accelerator ecosystem. Last but not least, we thank to Peter Hawkins, Edward Schwartz, and Mani Varadarajan for code reviews in Jax and Tensorflow.

This work was performed and funded by Google.

References


1. For all authors...
   (a) Do the main claims made in the abstract and introduction accurately reflect the paper’s contributions and scope? [Yes]
   (b) Did you describe the limitations of your work? [Yes] See Section 4 for how we model the hardware limitations and Section 6.1 for real world evaluations.
   (c) Did you discuss any potential negative societal impacts of your work? [N/A]
   (d) Have you read the ethics review guidelines and ensured that your paper conforms to them? [Yes]

2. If you are including theoretical results...
   (a) Did you state the full set of assumptions of all theoretical results? [Yes] See Section 5.1 we formulate the problems in terms of the classic balls into bins.
   (b) Did you include complete proofs of all theoretical results? [Yes] See Section 5.1 and Appendix A.4

3. If you ran experiments...
   (a) Did you include the code, data, and instructions needed to reproduce the main experimental results (either in the supplemental material or as a URL)? [Yes] See Appendix A.1 and A.2
   (b) Did you specify all the training details (e.g., data splits, hyperparameters, how they were chosen)? [N/A]
   (c) Did you report error bars (e.g., with respect to the random seed after running experiments multiple times)? [N/A]
   (d) Did you include the total amount of compute and the type of resources used (e.g., type of GPUs, internal cluster, or cloud provider)? [Yes] See Table 1 and 2.

4. If you are using existing assets (e.g., code, data, models) or curating/releasing new assets...
   (a) If your work uses existing assets, did you cite the creators? [Yes] See Section 6.1
   (b) Did you mention the license of the assets? [Yes] See the footnotes in Section 6.1
   (c) Did you include any new assets either in the supplemental material or as a URL? [Yes]
   (d) Did you discuss whether and how consent was obtained from people whose data you’re using/curating? [N/A]
   (e) Did you discuss whether the data you are using/curating contains personally identifiable information or offensive content? [N/A]

5. If you used crowdsourcing or conducted research with human subjects...
   (a) Did you include the full text of instructions given to participants and screenshots, if applicable? [N/A]
   (b) Did you describe any potential participant risks, with links to Institutional Review Board (IRB) approvals, if applicable? [N/A]
   (c) Did you include the estimated hourly wage paid to participants and the total amount spent on participant compensation? [N/A]
A Appendix

A.1 MIPS implementation

```python
import jax
@jax.jit
def MIPS(query, database):
    scores = jax.numpy.einsum('ik,jk->ij', query, database)
    return jax.lax.approx_max_k(scores, k=10, recall_target=0.95)
```

Listing 1: Jax code for maximum inner product search (MIPS)

Listing 1 demonstrates a maximum inner product search (MIPS) kernel implemented with Jax. Tensorflow users can use the `tf.math.approx_max_k` interface; the underlying XLA compiler delivers the same kernel. There are several options to control the behavior of `approx_max_k`, listed as below:

1. `reduction_dimension` specifies the dimension in which to search. Default -1 (the last dimension.)
2. `recall_target` derives the number of bins $L$ of the PartialReduce kernel output. Default 0.95.
3. `reduction_input_size_override`. When set to a positive value, it overrides the size determined by input for evaluating the recall and bin numbers $L$. Users could use this option to control the kernel output size in the distributed environment.
4. `aggregate_to_topk`. When set to True emits the ExactRescoring kernel. Default: True.

We also provide a separated `approx_min_k` interface for finding minimum distances, which is used in the Euclidean distance search.

A.2 Euclidean distance search implementation

```python
@jax.jit
def l2nns(qy, db, db_half_norm):
    dots = jax.numpy.einsum('ik,jk->ij', qy, db)
    dists = db_half_norm - dots
    return jax.lax.approx_min_k(dists, k=10, recall_target=0.95)
```

Listing 2: Jax code for nearest neighbor search in the Euclidean space.

Listing 2 is the Jax implementation of Euclidean space nearest neighbor search. We made a few adjustments to speed up the computation. First, for every query vector $q$, the following search produces the same result:

$$
S^*_{q} = \arg\min_{x \in X} \| q - x \|_2^2
$$

(15)

$$
= \arg\min_{x \in X} \| q - x \|^2
$$

(16)

$$
= \arg\min_{x \in X} \| q \|^2 + \| x \|^2 - 2(q, x)
$$

(17)

$$
= \arg\min_{x \in X} \| x \|^2 - 2(q, x)
$$

(18)
The last equation holds because omitting the query norm does not affect the rank of each result.
Nevertheless, (18) still uses 2 COPs for the distance computation (one subtract and one multiplication).
We can further reduce it to 1 COP by pre-computing the halved norm:

\[ S_{\ell^2}^* = K \cdot \arg\min_{x \in X} \frac{\|x\|^2}{2} - \langle q, x \rangle \] (19)

### A.3 MIPS PartialReduce kernel internals

The MIPS PartialReduce kernel follows the standard numerical computation best practices to utilize the cache usage with the *temporal* and *spatial locality*. See Algorithm 2 that uncovers the omitted details in Algorithm 1.

**Algorithm 2:** Detailed PartialReduce kernel for MIPS

```plaintext
Input: \( Q \in \mathbb{R}^{M \times D} \) Batch queries
Input: \( X \in \mathbb{R}^{N \times D} \) Database
Input: \( 2^W \) Bin size
Output: \( V \in \mathbb{R}^{M \times L} \) Top-K values
Output: \( A \in \mathbb{N}^{M \times L} \) Top-K indices

/* Block iteration over rows */
for \( ii \leftarrow 1 \) to \( M \) step \( ib \) do
  /* Block iteration over columns */
  for \( jj \leftarrow 1 \) to \( N \) step \( jb \) do
    /* i, j, k and l are often unrolled or even vectorized */
    for \( i \leftarrow ii \) to \( ii + ib - 1 \) do
      /* Starts the inner loop of the systolic arrays */
      \( y_i \leftarrow 0 \);
      for \( k \leftarrow 1 \) to \( D \) do
        \( m \leftarrow q_{i,k} \);
        /* Vectorized FMA (fused-multiply-add) */
        for \( j \leftarrow jj \) to \( jj + jb - 1 \) do
          \( y_{i,j} \leftarrow y_{i,j} + m \cdot x_{j,k} \);
        end
      end
      /* Ends the inner loop of the systolic arrays */
      for \( j \leftarrow jj \) to \( jj + jb - 1 \) do
        /* The exact \( j \rightarrow l \) mapping is determined by the compiler backend */
        \( l \leftarrow \text{RegisterAlignedShiftRight}(j, W) \);
        \( b \leftarrow y_{i,j} > v_{i,l} \); /* COP 1: Vectorized compare */
        \( v_{i,l} \leftarrow \text{if } b \text{ then } y_{i,j} \text{ else } v_{i,l} \); /* COP 2: Vectorized conditional move */
        \( a_{i,l} \leftarrow \text{if } b \text{ then } j \text{ else } a_{i,l} \); /* COP 3: Vectorized conditional move */
      end
    end
  end
end
```

The *temporal locality* refers to reusing previously accessed items. In line 1, we iterate by blocks of queries. The block of queries is reused in the inner loops, achieving the temporal locality.

The *spatial locality* refers to accessing items nearby previously accessed. The block iteration loads a chunk of data points (line 2) to achieve this optimization. The same block iteration structure may apply recursively for multiple cache hierarchies till the register level.

The inner loops (indexed by \( i, j, \) and \( k \) in line 3) should be unrolled or even vectorized so that every cycle can produce multiple results via the SIMD (Single Instruction Multiple Data) instructions or systolic arrays.
# qy shape: f32[1024,128], db shape: f32[1048576,128]
# output shapes: f32[1024, 128], i32[1024, 128]
@jax.jit
def mips_baseline(qy, db):
dists = jax.numpy.einsum('ik,jk->ij', qy, db)
reshaped = jax.lax.reshape(dists, [1024, 128, 8192])
return jax.lax.argmax(reshaped, 2, jnp.int32)

Listing 3: Baseline implementation without the approx_max_k operator

The algorithm principle is the same on every platform, except that the block factor and vectorization sizes are platform-dependent. We refer readers to (Golub and Van Loan, 2013) for more details.

A.3.1 Estimate memory transfers

In Algorithm 2, memory transfer for each portion of the data is listed below:

- Query is only transferred once. Takes $4MD$ bytes.
- Database is transferred $\frac{M}{ib}$ times. Takes $4ND\frac{M}{ib}$ bytes.
- Outputs are transferred once. Takes $2 \times 4ML$ bytes.

The precise formulation for memory arithmetic intensity is

$$I_{MEM} = \frac{2MND}{4(MD + \frac{MND}{ib} + 2ML)},$$

which would approach $O(\min(M, N))$ as long as $L \ll \min(M, N)$ and the compiler chooses a large enough $ib$ to minimize the database transfer.

A.3.2 Estimate COPs used

The PartialReduce kernel listed in Algorithm 1 and 2 only use $C = 3$ per dot-product. However, there are two cases that would increase the number of COPs on TPU due to the implementation constraints:

1. When the dimension $D$ is not multiple of 128, $C$ increases by 1.
2. When the database size $N$ is not power-of-2, $C$ increases by 1.

See Appendix A.5 on how it affects the real world benchmarks.

A.3.3 Limitation of naive implementation(s)

A naive implementation of Algorithm 1 and 2 can be composed of Reshape and ArgMax. However, the performance is not comparable to the dedicated approx_max_k operator.

Our experiment setup is as follows: let query be $Q \in \mathbb{R}^{1024 \times 128}$ and database be $X \in \mathbb{R}^{1048576 \times 128}$; we choose the reduction output size as $L = 128$, so the algorithm can be written as Listing 3.

We benchmark the implementations on a single-core TPU V4 instance by 100 times and collect the averaged execution time. Listing 3 took 24.9ms to compute; in comparison, our proposed new operator used in Listing 1 only took 2.6ms, which is 9.6x faster.

A.4 Lower bound approximation of the number of bins

We care about the number of bins $L$ in the high recall region. Let the target recall $r = 1 - \epsilon$, we have
\begin{align*}
L & \geq \frac{1}{1 - r^{1/(K-1)}} \\
& = \frac{1}{1 - (1 - \epsilon)^{1/(K-1)}} \\
& \approx \frac{1}{1 - \exp\left[\frac{\epsilon}{K-1}\right]} \\
& = \frac{1 - (1 - \frac{\epsilon}{K-1} + o(\epsilon))}{\epsilon} \\
& \approx \frac{K - 1}{\epsilon}.
\end{align*}

The approximation in (23) follows from \((1 - \epsilon)^n = (1 - \epsilon) \frac{d}{dn} e^{-\epsilon n} \to e^{-\epsilon n}\) as \(\epsilon \to 0\), and (24) follows from the Taylor expansion.

\subsection*{A.5 Benchmark details}

Table 2: Dataset properties and the benchmark results

<table>
<thead>
<tr>
<th></th>
<th>Glove1.2M</th>
<th>Sift1M</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension (D)</td>
<td>100 (Padded to 128)</td>
<td>128</td>
</tr>
<tr>
<td>Database size (N)</td>
<td>1,183,514</td>
<td>1,000,000</td>
</tr>
<tr>
<td>Query size (M)</td>
<td>10,000</td>
<td>10,000</td>
</tr>
<tr>
<td>Distance</td>
<td>Cosine</td>
<td>Euclidean</td>
</tr>
<tr>
<td>(C)</td>
<td>4</td>
<td>6</td>
</tr>
<tr>
<td>(I_{MEM})</td>
<td>4,758</td>
<td>4,701</td>
</tr>
<tr>
<td>(I_{COP})</td>
<td>64.0</td>
<td>42.7</td>
</tr>
<tr>
<td>Measured GFLOP/s on TPU V3</td>
<td>118,524</td>
<td>118,062</td>
</tr>
<tr>
<td>Measured GFLOP/s on TPU V4</td>
<td>251,166</td>
<td>172,035</td>
</tr>
</tbody>
</table>

Table 2 summarizes the dimensions and kernel properties for the two benchmarks. The memory arithmetic intensity \(I_{MEM}\) is reported by the TPU profiler, and the instruction throughput intensity \(I_{COP}\) is manually derived. The following show how we derive \(C\) (COPs per dot-product) for each dataset.

**Glove**  The Glove dataset uses the cosine distance, which yields same search results as MIPS. As described in Appendix A.3, when the database size is not power-of-2, we pay an extra \(C\) in the inner loop. Therefore the total \(C\) used for the Glove benchmark are

- 3 \(C\) by PartialReduce, and
- 1 \(C\) by non power-of-2 database masking.

We pre-process the Glove dataset by padding the dimension from 100 to 128 to avoid one \(C\). We are not bottleneck on memory bandwidth so the padding is a good trade-off for better performance.

**Sift**  The Sift dataset uses the Euclidean distance, which requires more coefficient-wise operations. In Appendix A.2, we showed that we only need to use one extra \(C\) for distance computation. However, there are some other inevitable operations used in the benchmark:

- 3 \(C\) by PartialReduce,
- 1 \(C\) by the relaxed Euclidean distance computation,
- 1 \(C\) by non power-of-2 database masking, and
- 1 \(C\) by broadcasting \(\|x\|^2\).

Therefore the total number of \(C = 6\), resulting a performance regression on TPU V4 as seen in Figure 2.
from functools import partial
import jax
import jax.numpy as jnp

# Computes approx_max_k on each TPU device in parallel.
@partial(
    jax.pmap,
    # static args: db_size, k, recall_target
    static_broadcasted_argnums=[3, 4, 5],
    out_axes=(1, 1))
def pmap_mips(qy, db, db_offset, db_size, k, recall_target):
    dists = jnp.einsum('ik,jk->ij', qy, db)
    dists, neighbors = jax.lax.approx_max_k(
        dists, k=k, recall_target=recall_target,
        reduction_input_size_override=db_size)
    return (dists, neighbors + db_offset)

# Collects partial results from each device, and
# aggregates to the final top-K.
@partial(
    jax.jit,
    static_argnames=['k'])
def mips_reorder(dists, neighbors, k):
    flat_dists = jax.lax.collapse(dists, 1, 3)
    flat_nn = jax.lax.collapse(neighbors, 1, 3)
    _, sorted_nn = jax.lax.sort([-flat_dists, flat_nn])
    return jax.lax.slice_in_dim(sorted_nn, 0, k, axis=1)

# Entry function for distributed MIPS.
def mips(qy, db, db_offset, db_size, k, recall_target):
    dists, neighbor = pmap_mips(qy, db, db_offset, db_size, k, recall_target)
    return mips_reorder(dists, neighbor, k)

Listing 4: Baseline implementation without the approx_max_k operator

A.6 Multi-TPU implementation

Listing 4 three implements a parallel MIPS using Jax’s pmap API. The program breaks down into
two parts: a) parallel execution of dot-product followed by approx max K, and b) top-K aggregation
of results collected from each TPU device. Let U denotes number of TPU devices, the number
of items to reorder is 2KU, where the complexity follows bitonic sort: O(KU log(KU)). In the
distributed computing use case the dataset size N is often much larger than KU, thus the parallel
portion dominates the computation and scales linearly.