# Auto-tuning Matrix Multiplication and Convolution for Deep Learning on CPUs

Anonymous Author(s) Affiliation Address email

#### Abstract



#### 1 Introduction

 Deep learning models have found wide applications in image and sound recognition, natural language translation, game playing, etc. The success of deep learning benefits greatly from the accessibility of DL frameworks, such as TensforFlow [\[4\]](#page-9-0), PyTorch [\[19\]](#page-10-0) and MXNet [\[8\]](#page-9-1), which not only ease the burden of coding but also provide high performance supports through efficient low-level libraries, such as Intel oneMKL [\[2\]](#page-9-2) or NVIDIA cuDNN [\[3\]](#page-9-3). However, it is difficult to make the library development, which requires tremendous manual engineering effort entangled with hardwares and often takes months or even years to finish, keep pace with the rapid innovation of DL models. As a result, many newly introduced neural networks or operators may lack optimal implementation support on the target hardwares, thus hindering the further innovation of DL models. To address this challenge, DL compilers (e.g. TVM [\[9\]](#page-9-4) and TensorComprehensions [\[25\]](#page-10-1)) emerged [\[16\]](#page-9-5), whose goal is to automatically compile high-level declarations of DL operators into efficient low-level code across various hardware devices, including CPUs, GPUs, FPGAs, and ASICs.

 To make the DL compilers appealing, it is essential to keep their performance competitive or even superior to that of DL frameworks or hand-optimized libraries. To achieve this, state-of-the-art DL compilers, such as TVM and its successor AutoTVM [\[10\]](#page-9-6), extend the decoupled compute/schedule principle of Halide [\[20\]](#page-10-2) to separate target hardware intrinsics from computation description and optimization sequence specification composed of transform primitives to ease the process of high- level optimization, and leverage machine learning to automate low-level optimizations. The success of DL compilers relies on high-quality schedules as well as effective searching and learning strategies to find optimal parameters. Recently, new progress have been made on automating the design of schedule primitives, enlarging the parameter space to expose more tuning opportunities and utilizing

heuristic and learning approaches, in particular reinforcement learning, to explore the parameter

space more effectively to find optimal candidates. Among these work, AdaTune [\[15\]](#page-9-7), Ansor [\[29\]](#page-10-3),

CHAMELEON [\[5\]](#page-9-8), FlexTensor [\[30\]](#page-10-4) and Cortex [\[11\]](#page-9-9) are built on top of TVM while the value function

method [\[23\]](#page-10-5) and TIRAMISU [\[6\]](#page-9-10) are respectively based on Halide and the polyhedral model.

 Most of these optimizations have been focusing on the loop level optimizations, such as loop tiling, loop split and fuse, loop unroll, loop reordering, vectorization, etc. The algorithm level optimization, on the other hand, is hard to automate and still requires human's expertise. Moreover, while enlarging the tuning space may potentially include better candidates, it also calls more effort to find the optimal solution and often leads to getting suboptimal solution in limited budget. Thus, it remains a great challenge to prune the parameter space efficiently to avoid unnecessary exploration, which may also help increase the chance of optimal solutions to be picked earlier. A purely analytical modeling approach for optimizing convolutions [\[17\]](#page-9-11) was recently proposed towards this direction.

 In this work, we propose several new strategies aiming to leverage both analytic model and machine learning to generate more efficient code in shorter compilation time targeting on the CPU platforms, the ubiquity of which implies that a great number of users can benefit from such improvement. Our main contributions are three-fold:

- We introduce new strategies for initializing and filtering the tiling size space for matrix multiplication and convolution based on analytic models.
- We introduce several new competitive schedules for matrix multiplication and convolution in both algorithm and loop level to enlarge the schedule space.
- We integrate the proposed strategies into a new auto-tuning framework called AutoMCL, which leverages TVM's frontend computational graph optimization and backend code generation functionalities. We conduct operator level and end-to-end evaluations showing that the overall performance of AutoMCL is superior to AutoTVM in both inference and optimization time on typical fully connected or convolutional neural networks.

### 2 Background

 The operations matrix multiplication and convolution appear widely in many deep neural networks and improving their performance is critical to speed up the the training and inference. Matrix multi- plication has been implemented on CPU in many basic linear algebra libraries, such as ATLAS [\[27\]](#page-10-6), GotoBLAS [\[13\]](#page-9-12) and Intel oneMKL [\[2\]](#page-9-2). The convolution operation was also implemented on CPU in several standalone libraries, such as Intel oneDNN [\[1\]](#page-9-13). In the context of deep learning, there is a a strong demand to deploy a well-trained model to a great variety and amount of devices such that the model can infer in real time on the target hardwares. This offers new challenges and opportunities for auto-tuning the performance of these two operations for fixed size input tensors [\[28,](#page-10-7) [18\]](#page-10-8).

 Matrix multiplication and 2D-convolution operators. Mathematically, the matrix multiplica- tion operator *matmul* takes two matrices  $A_{M \times K}$  and  $B_{K \times N}$  as input and computes their prod-73 uct matrix  $C_{M\times N}$ . In this paper, we would assume that the operator takes two matrices  $D_{M\times K}$ and  $W_{N\times K}$  and computes a new matrix  $C_{M\times N}$  by  $C_{ij} := \sum_{k=0}^{K-1} A_{ik}B_{jk}$ . The 2D-convolution 75 operator *conv2d*, in its simplest form, takes a tensor D of dimensions  $B \times IC \times DH \times DW$ , 76 a tensor W of dimensions  $OC \times IC \times KH \times KW$ , two stride sizes  $s_1, s_2$ , and produces 77 a tensor C of dimensions  $B \times OC \times OH \times OW$ , where  $OH = (DH - KH)/s_1 + 1$ 78 and  $OW = (DW - KW)/s<sub>2</sub> + 1$ . Each element of C is computed according to the rule 79  $C_{b,o,y,x} := \sum_{i=0}^{IC-1} \sum_{k=0}^{KH-1} \sum_{k=0}^{KW-1} D_{b,i,s_1y+k_y,s_2x+k_x} W_{o,i,k_y,k_x}$ . In general, it may also takes 80 two padding sizes  $PH$ ,  $PW$  and two dilation sizes  $d_1$ ,  $d_2$  and produces a tensor of dimen-81 sions  $B \times \overline{OC} \times OH \times OW$ , where  $OH = (DH + 2PH - (\overline{KH} - 1)d_1 - 1)/s_1 + 1$  and 82  $OW = (DW + 2PW - (KW - 1)d_2 - 1)/s_2 + 1.$ 

**Ideal cache model.** The ideal cache model was introduced in [\[12\]](#page-9-14) for studying the cache complexity of algorithms. It assumes that the computer has a two-level memory hierarchy consisting of an ideal 85 cache of Z words with cache line size C, where  $Z \gg C$ , and an arbitrarily large main memory. To access a word in main memory, it first searches it in cache. If the word does not reside in the cache, a cache miss occurs and a cache line containing the word is loaded into the cache from the main memory. It assumes that the cache is fully associative and the line with furthest access in the future

- <sup>89</sup> will be replaced if new data is loaded into a full cache. The cache complexity counts the number of
- 90 cache misses. For instance, the (worst) cache complexity for scanning n words continuously stored in
- 91 an array is  $\lceil n/C \rceil + 1$ . In general, the cache complexity of an algorithm operating on a tensor largely
- <sup>92</sup> depends on the layout of the tensor and the ordering for visiting the dimensions of the tensor.

#### <span id="page-2-2"></span>93 3 Components of AutoMCL

- <sup>94</sup> We design a few optimization passes and evaluate the effectiveness of each optimization strategy
- <span id="page-2-0"></span><sup>95</sup> individually and only append experimentally proven working optimizations to our framework. Fig. [1](#page-2-0) provides an overview of the framework, named AutoMCL.



Figure 1: Flow of AutoMCL with the new strategies introduced in this work highlighted.

96

97 Enlarging the space of schedules. The DL compiler TVM provides two default computes for the matrix multiplication operator, namely DNMM and RPMM and one default compute CONV for gen- eral 2D-convolution. We introduce another four alternative computes TMM, TTMM, DPMM, LPMM for matrix multiplication and two alternative computes Im2colDNMM332 and Im2colRPMMV for convolution by converting convolution to matrix multiplication in an im2col manner. Table [1](#page-2-1) summa- rizes the specification of each compute for matrix multiplication. The computes for convolution can be found in the supplemental material. We manually write schedule template for each new compute and improve the default schedule templates for DNMM, RPMM, CONV respectively as DNMM332 (single-level tiling to double-level tiling), RPMMV (adding missing vectorization for some loop) and CONVOpt (loop reordering according to the cache complexity analysis in Theorem [2](#page-3-0) and its remark).

<span id="page-2-1"></span>

|             | rable 1. Compute specification for matrix multiplication   |
|-------------|--|
| Name        | Specification ( $M_t, K_t, N_t$ are parameters.)   |
| <b>TMM</b>  | $C_{y,x} := \sum_{k=0}^{K-1} D_{y,k} W_{x,k}$  |
| <b>TTMM</b> | $W'_{k,x} := W_{x,k}; C_{y,x} := \sum_{k=0}^{K-1} D_{y,k} * W'_{k,x}$  |
| <b>DNMM</b> | $CC_{y,x,k_i} := \sum_{k_o=0}^{K/K_t-1} D_{y,k_o*K_t+k_i} * W_{x,k_o*K_t+k_i}; C_{y,x} := \sum_{k_o=0}^{K_t-1} CC_{y,x,k_i}$ |
| <b>LPMM</b> | $PD_{y_o,k,y_i} := D_{y_o*M_t+y_i,k}; C_{y,x} := \sum_{k=0}^{K-1} PD_{y/M_t,k,y} \mod M_t * W_{x,k}$                         |
| <b>RPMM</b> | $PW_{x_o,k,x_i} := W_{x_o*N_t+x_i,k}; C_{y,x} := \sum_{k=0}^{K-1} D_{y,k} * PW_{x/N_t,k,x \mod N_t}$                         |
| <b>DPMM</b> | $PD_{y_o,k,y_i} := D_{y_o * M_t + y_i, k}; PW_{x_o,k,x_i} := W_{x_o * N_t + x_i, k}$   |
|             | $C_{y,x} := \sum_{k=0}^{K-1} PD_{y/M_t,k,y}$ mod $M_t * PW_{x/N_t,k,x}$ mod $N_t$  |

Table 1: Compute specification for matrix multiplication

<sup>107</sup> We analyze the cache complexity with the ideal cache model for each schedule template, stated as

<sup>108</sup> Theorem [1](#page-3-1) and Theorem [2,](#page-3-0) whose detailed proof can be found in the supplemental material. Note

<sup>109</sup> that all the nested loops will be tiled in the schedules. This would lead to a better cache complexity if <sup>110</sup> the data required for computing a tile all fit in cache. This assumption depends both on the tile and

<sup>111</sup> cache size but should not depend on the input tensor size (with the kernel sizes as an exception since

<sup>112</sup> they are usually small). Table [2](#page-4-0) and Table [3](#page-4-1) summarize the assumptions.

113 Let  $V_\ell$  be the length of vectorization,  $C_\ell$  be the cache line size, Z be the cache size, and  $D_\ell$  be the 114 size of tensor data type in bytes. Let  $V_w := V_{\ell}/D_{\ell}, C_w := C_{\ell}/D_{\ell}, Z_w := Z/D_{\ell}.$ 

<span id="page-3-1"></span>115 **Theorem 1.** Assume that  $T_m(M_t, K_t, N_t) < \frac{Z_w}{C_w}$  and  $M_t|M, K_t|K, N_t|N$ , the cache complexity 116  $C_m(M, K, N, M_t, K_t, N_t)$  *for each schedule is listed as below:* 

TMM: 
$$
\frac{M}{M_t} \frac{N}{N_t} \left( M_t \left( \left\lceil \frac{K_t}{C_w} \right\rceil + 1 \right) \frac{K}{K_t} + N_t \left( \left\lceil \frac{K_t}{C_w} \right\rceil + 1 \right) \frac{K}{K_t} + M_t \left( \left\lceil \frac{N_t}{C_w} \right\rceil + 1 \right) \right) \right)
$$
  
\nTTMM: 
$$
\frac{K}{K_t} \frac{N}{N_t} \left( K_t \left( \left\lceil \frac{N_t}{C_w} \right\rceil + 1 \right) + N_t \left( \left\lceil \frac{K_t}{C_w} \right\rceil + 1 \right) \right) \right)
$$

$$
+ \frac{M}{M_t} \frac{N}{N_t} \left( M_t \left( \left\lceil \frac{K_t}{C_w} \right\rceil + 1 \right) \frac{K}{K_t} + K_t \left( \left\lceil \frac{N_t}{C_w} \right\rceil + 1 \right) \frac{K}{K_t} + M_t \left( \left\lceil \frac{N_t}{C_w} \right\rceil + 1 \right) \right)
$$
  
\nDNMM: 
$$
\frac{M}{M_t} \frac{N}{N_t} \left( \left\lceil \frac{K}{K_t} \right\rceil (M_t + N_t) \left( \left\lceil \frac{K_t}{C_w} \right\rceil + 1 \right) + M_t \left( \left\lceil \frac{N_t K_t}{C_w} \right\rceil + 1 \right) + M_t \left( \left\lceil \frac{N_t}{C_w} \right\rceil + 1 \right) \right)
$$
  
\nLPMM: 
$$
\frac{M}{M_t} \left( \left\lceil \frac{K M_t}{C_w} \right\rceil + 1 \right) + M \left( \left\lceil \frac{K}{C_w} \right\rceil + 1 \right) + \left\lceil \frac{M_t N_t}{C_w} \right\rceil + 1 \right)
$$

$$
+ \frac{M}{M_t} \frac{N}{N_t} \left( M_t \left( \left\lceil \frac{N_t}{C_w} \right\rceil + 1 \right) + \frac{N_t N_t}{K_t} \left( N_t \left( \left\lceil \frac{K_t}{C_w} \right\rceil + 1 \right) + \left\lceil \frac{K_t N_t}{C_w} \right\rceil + 1 \right)
$$

$$
+ \frac{M}{M
$$

<span id="page-3-0"></span>**Theorem 2.** Assume that  $T_c(M_t, K_t, N_t) < \frac{Z_w}{C_w}$  and  $OW_t|OW, IC_t|IC, OC_t|OC$ , the cache com-<sup>118</sup> *plexity for CONVOpt is:*

<span id="page-3-2"></span>
$$
\lceil \frac{B*(DH+2PH)*IC*(DW+2PW)}{C_w} \rceil + 1 + \left( B*DH*IC*(\lceil \frac{DW}{C_w} \rceil + 1) \right)
$$
  
+OC\* $\frac{IC}{IC_t} * (\lceil \frac{KH*KW*IC_t}{C_w} \rceil + 1)$  (1)  
+IC\*KH\*KW\* $\frac{OC}{OC_t} * (\lceil \frac{OC_t}{C_w} \rceil + 1) + \left( B* \frac{OC}{OC_t} * OH* \frac{OW}{OW_t} * (\lceil \frac{OW_t*OC_t}{C_w} \rceil + 1) \right)$   
+B\* $\frac{OC}{OC_t} * OH* \frac{OW}{OW_t} * IC*KH*KW* (\lceil \frac{OC_t}{C_w} \rceil + 1)$   
+B\* $\frac{OC}{OC_t} * IC*OH* \frac{OW}{OW_t} * KH * (\lceil \frac{(s_2*(OW_t-1)+(KW-1)*d_2+1)}{C_w} \rceil + 1)$   
+B\* $\frac{OC}{OC_t} * OH*OW* (\lceil \frac{OC_t}{C_w} \rceil + 1) + \left( B*OH*OW* \frac{OC}{OC_t} * (\lceil \frac{OC_t}{C_w} \rceil + 1) \right)$   
+B\*OC\*OH\* $\frac{OW}{OW_t} * (\lceil \frac{OW_t}{C_w} \rceil + 1),$  (1)

<sup>119</sup> *and the cache complexity of Im2col-CONV is:*

$$
\lceil \frac{B*IC*(DH+2PH)*(DW+2PW)}{C_w} \rceil + 1 + \left( \lceil \frac{B*IC*DH*DW}{C_w} \rceil + 1 \right) \n+ \frac{B*OH*OW*IC}{IC_t} * (\lceil \frac{IC_t*KH*KW}{C_w} \rceil + 1) + \left( 2*OC * \frac{IC}{IC_t} * (\lceil \frac{KH*KW*IC_t}{C_w} \rceil + 1) \right) \n+ B*OH*OW*IC*KH* (\lceil \frac{(OW_t-1)*s_2 + (KW-1)*d_2+1}{C_w} \rceil + 1) \n+ C_m(B*OH*OW, IC*KH*KW, OC, OW_t, IC_t*KH*KW, OC_t) \n+ B*OC*OH * \lceil \frac{OW}{OW_t} \rceil * (\lceil \frac{OW_t}{C_w} \rceil + 1) + \left( B*OH*OW* \lceil \frac{OC}{OC_t} \rceil * (\lceil \frac{OC_t}{C_w} \rceil + 1) \right).
$$

<sup>120</sup> Remark 1. *For the cache complexity of CONV in TVM, we only need to replace the bold part in Table* [3](#page-4-1) *with*  $OC_t * IC_t * ( [ \frac{KW}{C_w} ] + 1 ) + KW * IC_t * ( [OC_t/C_w ] + 1 )$  *and* [\(1\)](#page-3-2) *in Theorem* [2](#page-3-0) *by*  $122$   $OC * IC * KH * (\lceil \frac{KW}{C_w} \rceil + 1)$ . It is usually larger than that of CONVOpt for the same tiling size.

 Learning to choose schedules. We first evaluate the performance of each schedule on a dataset consisting of matrices with sizes ranging from small to large. The experiments, reported in Section [4,](#page-4-2) show that each one can be exclusively the best for certain types of sizes. We then choose the top four best performed schedules as candidates and train a boosted tree model by Xgboost [\[7\]](#page-9-15), with the matrix size as input feature, to automatically select the best one for a particular size.

<span id="page-4-0"></span>Table 2: Values of  $T_m$  for different schedules for matrix multiplication (from top to bottom: TMM, TTMM, DNMM, LPMM, RPMM, DPMM)

| $T_m(M_t, K_t, N_t)$   |  |
|--|--|
| $M_t(\lceil \frac{K_t}{C_w} \rceil + 1) + N_t(\lceil \frac{K_t}{C_w} \rceil + 1) + M_t(\lceil \frac{N_t}{C_w} \rceil + 1)$   |  |
| $K_t(\lceil \frac{N_t}{C_w}\rceil + 1) + \max\left(N_t(\lceil \frac{K_t}{C_w}\rceil + 1), M_t(\lceil \frac{K_t}{C_w}\rceil + 1) + M_t(\lceil \frac{N_t}{C_w}\rceil + 1)\right)$  |  |
| $M_t(\lceil \frac{N_t K_t}{C_w} \rceil + 1) + \max\left(M_t(\lceil \frac{N_t}{C_w} \rceil + 1), (M_t + N_t)(\lceil \frac{K_t}{C_w} \rceil + 1)\right)$   |  |
| $1+\max\left(\lceil \tfrac{M_t}{C_w}\rceil+M_t,\lceil \tfrac{M_tN_t}{C_w}\rceil+\max\left(M_t(\lceil \tfrac{N_t}{C_w}\rceil+1),N_t(\lceil \tfrac{K_t}{C_w}\rceil+1)+\lceil \tfrac{K_tM_t}{C_w}\rceil+1\right)\right)$  |  |
| $1+\max\left(\lceil \tfrac{N_t}{C_w}\rceil + N_t,\lceil \tfrac{M_tN_t}{C_w}\rceil + \max\left(M_t(\lceil \tfrac{N_t}{C_w}\rceil + 1),M_t(\lceil \tfrac{K_t}{C_w}\rceil + 1) + \lceil \tfrac{K_tN_t}{C_w}\rceil + 1\right)\right)$                            |  |
| $1+\max\left(\lceil \frac{M_t}{C_w}\rceil + M_t, \lceil \frac{N_t}{C_w}\rceil + N_t, \lceil \frac{M_tN_t}{C_w}\rceil + \max\left(M_t(\lceil \frac{N_t}{C_w}\rceil + 1), \lceil \frac{K_tM_t}{C_w}\rceil + \lceil \frac{K_tN_t}{C_w}\rceil + 2\right)\right)$ |  |

<span id="page-4-1"></span>Table 3: Values of  $T_c$  for convolution schedules (top: CONVOpt, bottom: Im2col-CONV)  $\overline{\text{m}/\text{out}}$  ICt



128 Initializing the tiling size space. Suppose that there are  $m$  dimensions to be tiled and the size of 129 each dimension is  $X_i$ ,  $i = 1, ..., m$ . Then the number of valid one-level tilings is  $\prod_{i=1}^m X_i$ , which 130 is one billion for  $X_i = 1000$ . Thus one has to set up a reasonable initial tiling size space. For 131 instance, in TVM, there are two basic strategies depending on the tiling size being a factor of  $X_i$  or a 132 power of 2. Suppose that there are m dimensions  $X_1, \ldots, X_m$  to be tiled, and each dimension has a nested tiling of levels  $d_i$ ,  $i = 1, \ldots, m$ . Then the initial configure space for the factor strategy is a 134 direct product of the sets  $G_i := \{ (X_i^{(0)}, \ldots, X_i^{(d_i)}) \mid \prod_{j=0}^{d_i} X_i^{(j)} = X_i \}, i = 1, \ldots, m$ . We adopt <sup>135</sup> this factor strategy for 2D-convolution. For matrix multiplication, we propose a more sophisticated <sup>136</sup> strategy, motivated by both the factor strategy of TVM and the analytic model of [\[21\]](#page-10-9) to balance <sup>137</sup> cache locality and load balancing among parallel threads. This strategy is described by Algorithm [1.](#page-5-0)

138 **Filtering the tiling size space**. Let  $G(Z_t, Y_t, X_t)$  be the initial tiling size space for the com-139 pute/schedule pair  $(O, S)$ , where  $Z_t, Y_t, X_t$  denote the innermost tiling sizes for the tiled dimensions 140  $Z, Y, X$ . Let  $T(X_t, Y_t, X_t)$  be the cache fit formula  $T_c$  or  $T_m$ . Let X be the dimension for vectoriza-141 tion and  $X_t$  be the tiling size for this dimension. We would only consider the tiling size satisfying 142 both  $X \ge \min(X_t, V_w)$  and  $T < Z_w / C_w$  and filter out the rest ones from G.

 Learning to choose optimal configurations. Except for the default schedule CONV of TVM, the configuration space for all the schedules considered in this work is solely formed by different tiling sizes. The schedule CONV has another knob unroll\_kw to decide whether to unroll the for loop 146 involving the kernel dimension  $KW$ . The size of the configuration space in our experiments is usually less than 10, 000 thanks to the initialization and filter strategies. For this moderate size, we find that the rather direct tuning strategy described by Algorithm [2](#page-5-1) works quite well in practice.

#### <span id="page-4-2"></span><sup>149</sup> 4 Evaluation

<sup>150</sup> We developed AutoMCL on top of TVM (0.6.0) and it will be released in open source. Three Intel <sup>151</sup> CPUs (Intel i7-G9700F, Intel i7-9750H, Intel i9-9900) and one AMD CPU (AMD-Ryzen9-3900X) are <sup>152</sup> used for evaluation. More detailed hardware information can be found in the supplemental material.

- <sup>153</sup> We first evaluate each optimization strategy individually based on TVM on randomly generated <sup>154</sup> datasets consisting of tensors of various sizes, in order to see if a particular optimization can speed up <sup>155</sup> either optimization time or inference time. Then we evaluate the whole integrated framework on both <sup>156</sup> the operation and the end-to-end level for typical fully connected and convolutional neural networks. <sup>157</sup> The maximum number of trials for the whole tuning and the early stopping are set respectively as <sup>158</sup> 10, 000 and 400 for most of the experiments. The only exception is the end-to-end evaluation of
- <sup>159</sup> CNNs, where we set the two numbers respectively as 500 and 300.

Algorithm 1: InitConfigSpace $(O, S)$ 

<span id="page-5-0"></span>**Input:** A compute/schedule pair  $(O, S)$  for *matmul*, the number of parallel threads p. **Output:** The initial configure space  $G$  for tiling. 1 begin <sup>2</sup> if S *has* 1*-level tiling* then 3 initialize  $G', G_x, G_y, G_k, G_{yx}$  respectively as  $\emptyset$ ; <sup>4</sup> for *all factors* p<sup>y</sup> *of* p do 5  $\Box$  px :=  $p/p_y$ ; let  $G_y$  and  $G_x$  be respectively all the factors of  $\Box M/p_y \Box$  and  $\Box N/p_x$ ; 6  $G_y$  = { $(M_t, N_t) | M_t \in G_y, N_t \in G_x$ } 7 | let  $G_k$  be all the factors of  $K; G := \{(1, M_t, 1, N_t, K_t) \mid (M_t, N_t) \in G_{yx}, K_t \in G_k\};$ <sup>8</sup> else if S *has* 2*-level tiling* then 9 initialize  $G', G_x, G_y, G_k, G_{yx}$  respectively as  $\emptyset$ ; 10 **for** *all factors*  $p_y$  *of*  $p$  **do** 11 |  $p_x := p/p_y;$  $\begin{array}{lll} \textbf{12} &| &|\textbf{1} \textbf{1} \textbf{$ 13  $\big|$   $\big|$   $G_{yx} := \{(M_o, M_t, N_o, N_t) \mid (M_o, M_t) \in G_y, (N_o, N_t) \in G_x\}$ 14 | let  $G_k$  be all the factors of K;  $\begin{array}{ll} \textbf{15} & | & | & G := \{ (M_o, M_t, N_o, N_t, K_t) \mid (M_o, M_t, N_o, N_t) \in G_{yx}, K_t \in G_k \}; \end{array}$ /\* Due to limitation of TVM, it is additionally rquired that  $M_t/M$  for LPMM,  $N_t|N$  for RPMM and  $M_t|M, N_t|N$  for DPMM. 16 | return  $G$ 

#### Algorithm 2: AutoConfig $(O, S, G, m, n, b)$

<span id="page-5-1"></span>**Input:** The compute/schedule pair  $(O, S)$ , the configuration space G for  $(O, S)$ , the maximum number of trials m, the batch size n for restarting training, the batch size b for a parallel run. Output: The optimal configuration.

1 begin

2  $D := \emptyset$ ;  $t := 0$ ; randomly pop n configurations from G and put in N; <sup>3</sup> while *true* do 4 | | while  $N \neq \emptyset$  do  $\mathfrak{s}$  | | choose b configurations B from  $N : N := N \setminus B;$ 6 in parallel, run the code compiled from the tuple  $(O, S, c), c \in B$ , on hardware; 7 | | | add B examples labelled with (averaged) running timings to  $D; t := t + |N|$ ; 8 **if**  $G \neq \emptyset$  and  $t < m$  then 9 train a ML model with D and predict the running timings of  $(O, S, c), c \in G$ ; 10 | pop the best (shortest predicted timing) n configurations N from  $G$ ;  $11$  else  $12$  | | break; 13 return the configurations in  $D$  with the shortest running time

<sup>160</sup> Comparison of different schedules. To make a fair comparison, we create two testing datasets <sup>161</sup> consisting of examples of various dimension sizes for matrix multiplication and convolution. For 162 matrix multiplication, a dimension size is chosen in three different scales, with small size in  $\{1, 8, 16\}$ , 163 medium size in  $\{64, 256\}$  and large size in  $\{1024, 4096\}$ , which creates  $7<sup>3</sup>$  different combinations. <sup>164</sup> We remove 5 extreme size cases and add additional 120 examples with each dimension randomly

 taking values in 1..4096. For convolution, we create a dataset of the same size (458) as matrix mul-166 tiplication. The dimensions of each convolution example  $(D_{B \times IC \times DH \times DW}, W_{OC \times IC \times KH \times KW})$ 167 with stride s and padding size p randomly take values by the following rule:  $B \in \{1, 32, 128\}$ ,  $IC \in \{2^0 \cdots 2^{14}\}, OC \in \{2^0..2^{14}\}, DH = DW \in \{1 \cdots 256\}, K\overline{H} = KW \in \{1,3,5,7\},$  $s \in \{1, 2\}, p = |(KH - 1)/2|$ . In addition, we only keep examples with each dimension size less than 4096 in their im2col representations.

 Fig. [2](#page-6-0) reports the proportions of examples with the shortest running time or the lowest cache misses (measured by the ideal cache model) for different schedules implementing matrix multiplication or convolution. The experiments show that each schedule can be exclusively the best for certain types of tensor sizes. Here we allow a 0.02 tolerance for being the best. Our manually improved schedule DNMM332, RPMMV and CONVOpt indeed work better than their counterparts. Moreover, the real

<sup>176</sup> and the theoretical measure correlate quite well for the "top performed" schedules, except for the two based on DNMM, which however have a different vectorization dimension from the others.

<span id="page-6-0"></span>

Figure 2: Performance of different candidate schedules for *matmul* and *conv2d*.

177

178 Evaluation of automatic schedule chosen. With performing exclusively the best on at least  $5\%$  of the dataset as a criterion, four "top performed" schedules DNMM332, RPMMV, LPMM, TMM are selected for *matmul* and three are selected for *conv2d*. For *matmul*, we adopt Xgboost to automatically choose the best schedule among the four for a given problem size. The dataset is the same as the one in last subsection, from which 40 randomly chosen examples are reserved for the testing dataset and the rest for the training dataset. Fig. [3](#page-6-1) reports the performance on the testing dataset, where AutoSchedule denotes the learned schedule and OptSchedule stands for choosing schedules in a static manner as TVM but with DNMM and RPMM replaced respectively by DNMM332 and RPMMV. For *conv2d*, the learning approach does not work quite well and we instead use CONVOpt as the

<span id="page-6-1"></span>

Figure 3: Performance of OptSchedule and AutoSchedule for *matmul*.

186

<sup>187</sup> default implementation since it performs better than CONV while having the same advantage as <sup>188</sup> CONV on leveraging NCHWc layout optimization [\[18\]](#page-10-8) in the end-to-end inference.

 Evaluation of tiling size space initialization and filter. Fig. [4](#page-7-0) illustrates how the two default 190 schedules for *matmul* (DNMM when  $M \le 16$  and RPMM when  $M > 16$ ) perform when being combined with different strategies for initializing the tiling size space. The left image shows the speedup over the base (factor). The middle and right images show the space swell ratio over the base (factor). Our strategy pfactor shrinks the tiling size space more than 40% for matrices with powers of 2 sizes without an obvious performance loss. For the dataset consisting of matrices of prime number sizes, pfactor brings 1.2 speedup on average.

<sup>196</sup> Fig. [5](#page-7-1) show that the filter strategy further reduces tiling space size while not loosing performance.

<span id="page-7-0"></span>

Figure 4: Performance of different initialization strategy for *matmul*.

<span id="page-7-1"></span>

Figure 5: Performance of the proposed filter strategy for pruning the tiling size space.

- <sup>197</sup> Comparison of different configuration space exploiting strategies. Fig. [6](#page-7-2) compares AutoTVM's
- <sup>198</sup> exploration module (SA+RANK) and AutoMCL's performance model (REG) on tuning GEMMs of
- <span id="page-7-2"></span><sup>199</sup> different sizes. The left and right image show the average performance of tuned matrix multiplications and the average tuning time.



Figure 6: Comparison between AutoTVM and AutoMCL on exploring the configuration space.

200

<sup>201</sup> Evaluation of AutoMCL on the operation and the end-to-end level. Now we evaluate the per-<sup>202</sup> formance of AutoMCL, which integrates all the optimization strategies introduced in Section [3,](#page-2-2) on <sup>203</sup> optimizing *matmul* and *conv2d* for both fully connected neural networks (FCNNs) [\[26\]](#page-10-10) and typical

<sup>204</sup> convolutional neural networks (CNNs) ResNet-50 [\[14\]](#page-9-16), Inception-v3[\[24\]](#page-10-11), and VGG16 [\[22\]](#page-10-12).



Figure 7: Evaluating the operations *matmul* and *conv2d* for FCNNs and CNNs.



Figure 8: End-to-end evaluation on FCNNs with batch size= $2^i$ ,  $i = 0, \ldots, 9$  on an Intel CPU.



Figure 9: End-to-end evaluation on CNNs.

<sup>205</sup> Ablation analysis. We analyze the effects of adding different optimizations on the performance, <sup>206</sup> where OS and AS stand for using respectively the optimized and the automatically chosen schedules.



Figure 10: Ablation analysis on a dense layer and a convolution layer from CNNs.

## <sup>207</sup> 5 Conclusion

 In this paper, we have introduced a framework AutoMCL to auto-tune the matrix multiplication and the 2D-convolution operations in fully connected and convolutional neural networks by leveraging both analytic and machine learning models. Experiments show that it outperforms AutoTVM on both inference speed and optimization cost for FCNNs and is competitive to AutoTVM for CNNs. In the future, we plan to further improve its performance by designing better strategies on automatically choosing the optimal schedule.

#### References

- <span id="page-9-13"></span>[1] Intel oneDNN. <https://01.org/oneDNN>.
- <span id="page-9-2"></span> [2] Intel oneMKL. [https://software.intel.com/content/www/us/en/develop/tools/](https://software.intel.com/content/www/us/en/develop/tools/oneapi/components/onemkl.html) [oneapi/components/onemkl.html](https://software.intel.com/content/www/us/en/develop/tools/oneapi/components/onemkl.html).
- <span id="page-9-3"></span>[3] NVIDIA cuDNN. <https://developer.nvidia.com/cudnn>.
- <span id="page-9-0"></span> [4] Martín Abadi, Paul Barham, Jianmin Chen, Zhifeng Chen, Andy Davis, Jeffrey Dean, Matthieu Devin, Sanjay Ghemawat, Geoffrey Irving, Michael Isard, et al. Tensorflow: A system for large-scale machine learning. In *12th* {*USENIX*} *symposium on operating systems design and implementation (*{*OSDI*} *16)*, pages 265–283, 2016.
- <span id="page-9-8"></span> [5] Byung Hoon Ahn, Prannoy Pilligundla, Amir Yazdanbakhsh, and Hadi Esmaeilzadeh. Chameleon: Adaptive code optimization for expedited deep neural network compilation. *arXiv preprint arXiv:2001.08743*, 2020.
- <span id="page-9-10"></span> [6] Riyadh Baghdadi, Abdelkader Nadir Debbagh, Kamel Abdous, Fatima Zohra Benhamida, Alex Renda, Jonathan Elliott Frankle, Michael Carbin, and Saman Amarasinghe. Tiramisu: A polyhedral compiler for dense and sparse deep learning, 2020.
- <span id="page-9-15"></span> [7] Tianqi Chen and Carlos Guestrin. Xgboost: A scalable tree boosting system. In *Proceedings of the 22nd acm sigkdd international conference on knowledge discovery and data mining*, pages 785–794, 2016.
- <span id="page-9-1"></span> [8] Tianqi Chen, Mu Li, Yutian Li, Min Lin, Naiyan Wang, Minjie Wang, Tianjun Xiao, Bing Xu, Chiyuan Zhang, and Zheng Zhang. Mxnet: A flexible and efficient machine learning library for heterogeneous distributed systems. *arXiv preprint arXiv:1512.01274*, 2015.
- <span id="page-9-4"></span> [9] Tianqi Chen, Thierry Moreau, Ziheng Jiang, Lianmin Zheng, Eddie Yan, Haichen Shen, Meghan Cowan, Leyuan Wang, Yuwei Hu, Luis Ceze, et al. TVM: An automated end-to-end optimizing compiler for deep learning. In *13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)*, pages 578–594, 2018.
- <span id="page-9-6"></span> [10] Tianqi Chen, Lianmin Zheng, Eddie Yan, Ziheng Jiang, Thierry Moreau, Luis Ceze, Carlos Guestrin, and Arvind Krishnamurthy. Learning to optimize tensor programs. *Advances in Neural Information Processing Systems*, 31:3389–3400, 2018.
- <span id="page-9-9"></span> [11] Pratik Fegade, Tianqi Chen, Phil Gibbons, and Todd Mowry. Cortex: A compiler for recursive deep learning models. *CoRR*, abs/2011.01383, 2020.
- <span id="page-9-14"></span> [12] Matteo Frigo, Charles E. Leiserson, Harald Prokop, and Sridhar Ramachandran. Cache-oblivious algorithms. *ACM Trans. Algorithms*, 8(1), January 2012.
- <span id="page-9-12"></span> [13] Kazushige Goto and Robert A van de Geijn. Anatomy of high-performance matrix multiplication. *ACM Transactions on Mathematical Software (TOMS)*, 34(3):1–25, 2008.
- <span id="page-9-16"></span> [14] Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. Deep residual learning for image recognition. In *2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR)*, pages 770–778, 2016.
- <span id="page-9-7"></span> [15] Menghao Li, Minjia Zhang, Chi Wang, and Mingqin Li. Adatune: Adaptive tensor program compilation made efficient. *Advances in Neural Information Processing Systems*, 33, 2020.
- <span id="page-9-5"></span> [16] Mingzhen Li, Yi Liu, Xiaoyan Liu, Qingxiao Sun, Xin You, Hailong Yang, Zhongzhi Luan, Lin Gan, Guangwen Yang, and Depei Qian. The deep learning compiler: A comprehensive survey. *IEEE Transactions on Parallel and Distributed Systems*, 32(3):708–727, 2020.
- <span id="page-9-11"></span> [17] Rui Li, Yufan Xu, Aravind Sukumaran-Rajam, Atanas Rountev, and P. Sadayappan. Analytical characterization and design space exploration for optimization of cnns. In *Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems*, ASPLOS 2021, page 928–942, New York, NY, USA, 2021. Association for Computing Machinery.
- <span id="page-10-8"></span> [18] Yizhi Liu, Yao Wang, Ruofei Yu, Mu Li, Vin Sharma, and Yida Wang. Optimizing CNN model inference on cpus. In *2019 USENIX Annual Technical Conference (USENIX ATC 19)*, pages 1025–1040, Renton, WA, July 2019. USENIX Association.
- <span id="page-10-0"></span> [19] Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory Chanan, Trevor Killeen, Zeming Lin, Natalia Gimelshein, Luca Antiga, et al. Pytorch: An imperative style, high-performance deep learning library. *arXiv preprint arXiv:1912.01703*, 2019.
- <span id="page-10-2"></span> [20] Jonathan Ragan-Kelley, Connelly Barnes, Andrew Adams, Sylvain Paris, Frédo Durand, and Saman Amarasinghe. Halide: A language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines. *SIGPLAN Not.*, 48(6):519–530, June 2013.
- <span id="page-10-9"></span> [21] Yukinori Sato, Tomoya Yuki, and Toshio Endo. An autotuning framework for scalable execution of tiled code via iterative polyhedral compilation. *ACM Transactions on Architecture and Code Optimization (TACO)*, 15(4):1–23, 2019.
- <span id="page-10-12"></span> [22] Karen Simonyan and Andrew Zisserman. Very deep convolutional networks for large-scale image recognition. In Yoshua Bengio and Yann LeCun, editors, *3rd International Conference on Learning Representations, ICLR 2015, San Diego, CA, USA, May 7-9, 2015, Conference Track Proceedings*, 2015.
- <span id="page-10-5"></span> [23] Benoit Steiner, Chris Cummins, Horace He, and Hugh Leather. Value learning for throughput optimization of deep learning workloads. In *Proceedings of the 4th MLSys Conference*, San Jose, CA, USA, 2021.
- <span id="page-10-11"></span> [24] Christian Szegedy, Vincent Vanhoucke, Sergey Ioffe, Jon Shlens, and Zbigniew Wojna. Re- thinking the inception architecture for computer vision. In *2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR)*, pages 2818–2826, 2016.
- <span id="page-10-1"></span> [25] Nicolas Vasilache, Oleksandr Zinenko, Theodoros Theodoridis, Priya Goyal, Zachary DeVito, William S Moses, Sven Verdoolaege, Andrew Adams, and Albert Cohen. Tensor comprehen- sions: Framework-agnostic high-performance machine learning abstractions. *arXiv preprint arXiv:1802.04730*, 2018.
- <span id="page-10-10"></span> [26] Yu Emma Wang, Gu-Yeon Wei, and David Brooks. Benchmarking tpu, gpu, and cpu platforms for deep learning. *arXiv preprint arXiv:1907.10701*, 2019.
- <span id="page-10-6"></span> [27] R. Clinton Whaley and Jack J Dongarra. Automatically tuned linear algebra software. In *SC'98: Proceedings of the 1998 ACM/IEEE conference on Supercomputing*, pages 38–38. IEEE, 1998.
- <span id="page-10-7"></span> [28] Huaqing Zhang, Xiaolin Cheng, Hui Zang, and Dae Hoon Park. Compiler-level matrix multipli-cation optimization for deep learning. *arXiv preprint arXiv:1909.10616*, 2019.
- <span id="page-10-3"></span> [29] Lianmin Zheng, Chengfan Jia, Minmin Sun, Zhao Wu, Cody Hao Yu, Ameer Haj-Ali, Yida Wang, Jun Yang, Danyang Zhuo, Koushik Sen, et al. Ansor: Generating high-performance tensor programs for deep learning. In *14th* {*USENIX*} *Symposium on Operating Systems Design and Implementation (*{*OSDI*} *20)*, pages 863–879, 2020.
- <span id="page-10-4"></span> [30] Size Zheng, Yun Liang, Shuo Wang, Renze Chen, and Kaiwen Sheng. Flextensor: An automatic schedule exploration and optimization framework for tensor computation on heterogeneous system. In *Proceedings of the Twenty-Fifth International Conference on Architectural Support*
- *for Programming Languages and Operating Systems*, pages 859–873, 2020.

#### **Checklist**

 The checklist follows the references. Please read the checklist guidelines carefully for information on 303 how to answer these questions. For each question, change the default **[TODO]** to [Yes], [No], or  $304 \quad [N/A]$ . You are strongly encouraged to include a **justification to your answer**, either by referencing the appropriate section of your paper or providing a brief inline description. For example:

• Did you include the license to the code and datasets? [Yes] See Section ??.

