Neural Circuit Synthesis with Pre-trained Language Models

FREDERIK SCHMITT, CISPA Helmholtz Center for Information Security, Germany
MATTHIAS COSLER, CISPA Helmholtz Center for Information Security, Germany
BERND FINKBEINER, CISPA Helmholtz Center for Information Security, Germany

This extended abstract reports preliminary results on fine-tuning pre-trained language models for solving reactive synthesis problems end-to-end. In recent work, hierarchical Transformer neural networks have been successfully trained from scratch to synthesize sequential circuits directly out of formal specifications. We improve over existing approaches by fine-tuning CodeT5 models that have been pre-trained on both natural language and programming languages. Our experiments show improved generalization and sample efficiency compared to the previous approach.

1 INTRODUCTION

Reactive synthesis is the problem of automatically constructing a system that satisfies a formal specification (or proving that no such system exists). Starting from the 1960s [3] it has been an active research area as reactive synthesis simplifies the hardware design process to specifying what a system should do instead of how it does it. The wide usage of linear-time temporal logic (LTL) [17] to specify requirements in formal verification makes LTL synthesis of particular interest but at the same time suffers from an intractable doubly exponential complexity. Algorithmic advances such as game-based and bounded approaches lead to solvers for LTL synthesis [1, 6, 7, 10, 13, 14], with their performance being compared in the annual reactive synthesis competition SYNTCOMP [9].

Recently, algorithmic approaches have been complemented by deep learning methods, demonstrating that deep neural networks can be trained end-to-end to synthesize sequential circuits from formal specifications [4, 21]. Deep learning methods can solve unseen problems from the synthesis competition, out-of-distribution examples, and instances where classical tools time out. Although circuits generated by a neural network do not necessarily satisfy a given formal specification, they can be formally verified to guarantee correctness. Model-checking an LTL specification is computationally much cheaper than synthesizing an LTL specification (PSPACE vs. 2-EXPTIME), making this a viable approach.

In this work, we improve over the previous deep learning approach by fine-tuning pre-trained models instead of training from scratch. The process of fine-tuning language models has emerged as a successful approach in natural language processing that benefits from transfer learning and sample efficiency. We show that this holds true for the domain of LTL synthesis. We start by describing the previous deep learning approach to LTL synthesis in Section 2 and pre-trained language models in Section 3 before reporting experiments in Section 4.

2 NEURAL CIRCUIT SYNTHESIS

In previous work, a hierarchical Transformer neural network architecture was trained on synthesizing circuits in AIGER format [2] from formal specifications in LTL end-to-end [21].

To account for the lack of large amounts of natural training data, a data generation method is introduced based on benchmarks from the synthesis competition. From the set of benchmarks, assumption and guarantee patterns are collected and filtered to have at most five inputs, at most five outputs, and an abstract syntax tree of size at most 25. Given the set of specification patterns, the dataset is generated by alternating between sampling guarantees until the specification becomes unrealizable and sampling assumptions until the specification becomes realizable. Stopping criteria are implemented that limit the maximal number of guarantees, the maximal number of assumptions, and the runtime of the LTL synthesis tool Strix [14] that is used to synthesize the specifications. For comparison, we use the same dataset without modifications in this work.

The hierarchical Transformer architecture [11] trained on the dataset is an extension of the standard Transformer architecture [22] that has achieved state-of-the-art results on a wide range of natural language processing tasks and has become a foundational architecture in the field. The hierarchical version allows learning individual representations for assumptions and guarantees in a first local step before processing the whole specification in a following global step. In this work, we show that we can improve over existing results without explicitly building the hierarchical structure into the architecture when using pre-trained language models.

To evaluate performance, a syntactic and semantic accuracy is computed, measuring whether the predicted circuit matches the circuit in the test data (syntactic) or whether the circuit satisfies the specification (semantic). We use the same metrics in Section 4 for direct comparison.

3 PRE-TRAINED LANGUAGE MODELS

Transfer learning has become a powerful technique in natural language processing (NLP). First, a model is pre-trained on a more general data-rich task before being fine-tuned on a specific downstream task. The pre-trained model acts as a powerful weight initialization for the downstream task training (fine-tuning). Transfer learning often requires less training data on the downstream task resulting in faster training. Additionally, such models often show better generalization capabilities compared to regularly trained models.

Widely used general-purpose language models for transfer learning are GPT-2 [18], BERT [5], RoBERTa [12], and T5 [19]. While GPT-2 is a decoder-only Transformer model, BERT and RoBERTa are encoder-only Transformer models, and T5 is an encoder-decoder Transformer model. Following the success of such general-purpose language models on natural language, pre-training methods have...
We fine-tune the small 60 with about 20 000 training steps which takes about 7 hours. The batch size is set to 128 and the learning rate starts at 0.0005 and linearly decreases throughout the training. We use PyTorch [16], the HuggingFace transformers library [24], and the ML2 framework [20] to implement and evaluate the experiments.

4.3 Results
We evaluated the fine-tuned model on the same four datasets as in previous work [21]. Testset contains held-out instances obtained by the data generation method, SYNTCOMP consists of synthesis competition benchmarks from 2020. Timeouts is a set of generated specifications on which Strix timed out (< 120s), and Smart Home is an out-of-distribution (OOD) benchmark consisting of specifications for smart homes. For SYNTCOMP and Smart Home, we apply the same size restrictions as in previous work. The results are shown in Table 1. While previous work [21] highlighted the importance of the hierarchical Transformer architecture and a tree positional encoding for a better representation of the specification structure, this work shows that a standard pre-trained Transformer architecture, can match and exceed the results of task-specific architectures. Across all four datasets we observe improved results for beam size 16, which gives the best result on the respective datasets. The results support that the fine-tuned CodeT5 model generalizes better on unseen specifications. At the same time, the model is more sample efficient as it is only trained for 20 000 steps with a batch size of 128, whereas models in previous work have been trained for at least 30 000 steps with a batch size of 256.

5 CONCLUSION
We reported new experiments on fine-tuning pre-trained language models on synthesizing circuits from formal specifications in LTL. Compared to previous work that trains deep neural networks from scratch, our results show improved generalization on unseen specifications and improved sample efficiency. The experiments constitute two conclusions. (1) Pre-trained models could play an essential role in developing novel algorithms for LTL synthesis that integrate deep learning. Our evaluation shows improved performance on both practical synthesis benchmarks and benchmarks where algorithmic approaches fail. (2) Pre-training can compensate for not explicitly representing the structure of formal languages. When training deep neural networks from scratch, representing the decomposable tree structure of LTL specifications has been shown to be important. This encourages research in methods that incorporate both pre-training and representation of structure.