# DASH: <u>DA</u>TA-EFFICIENT LEARNED COST MODELS FOR <u>S</u>PARSE MATRIX COMPUTATIONS ON EMERGING <u>H</u>ARDWARE PLATFORMS

Anonymous authors

006

007

008 009

010 011

012

013

014

015

016

017

018

019

021

023

024

025

026

027

028

029

031 032 Paper under double-blind review

## Abstract

Sparse matrix computations are becoming increasingly significant in deep learning and graph analytics, driving the development of specialized hardware systems known as accelerators to meet the growing need for optimized performance. Optimizing these computations, however, presents significant challenges due to their sensitivity to variations in input sparsity patterns and code optimizations. While ML-based cost models and search techniques have shown promise in optimizing sparse matrix computations in general-purpose hardware like CPUs, these cost models require large datasets for effective training. Collecting such extensive datasets is particularly impractical for emerging hardware platforms that only have access to expensive simulators in the early design stages. To overcome this, we propose DASH, which trains learned cost models using low-cost data samples from widely accessible general-purpose hardware (such as CPUs), followed by few-shot fine-tuning to efficiently adapt to emerging hardware platforms. DASH introduces a novel approach that leverages the homogeneity of input features across different hardware platforms while effectively mitigating heterogeneity. This enables DASH to achieve comparable accuracy using only 5% of the data samples required by a cost model trained exclusively using data samples from an accelerator. We evaluate DASH on two critical sparse operations—SpMM and SDDMM-on an emerging sparse accelerator using 715 distinct sparsity patterns. Our experimental results show that DASH outperforms existing techniques that use transfer learning by 28.44%, achieving average speedups of  $1.47 \times$  (up to 5.46×) for SpMM and 1.39× (up to 4.22×) for SDDMM.

### 033 1 INTRODUCTION

Sparse matrix computations have gained increased significance with the recent advancements in sparse deep learning and graph analytics (Beltagy et al. (2020); Ye & Ji (2021); Child et al. (2019); Dao et al. (2021)) workloads. As a result, many hand-crafted performance optimization techniques have been suggested in the literature that improve the runtime performance of sparse matrix computations (Kjolstad et al. (2017); Ye et al. (2023); Hong et al. (2019); Jiang et al. (2020)). These computations use compressed sparse formats (e.g., compressed sparse row) to only compute on non-zero values of matrices. Since the non-zero distribution of values in these matrices can vary, it has been challenging to come up with performance optimizations that work well across diverse inputs.

042 To overcome this challenge, machine learning (ML)-based program optimization techniques have 043 been introduced to optimize sparse matrix computations on established hardware platforms such 044 as CPUs and GPUs (Won et al. (2023); Yang et al. (2023)). These techniques adaptively select a program configuration based on the input sparse matrix features. For example, WACO (Won et al. (2023)) introduced learned cost models to predict the runtime cost of programs under different sparse 046 matrices and program configurations. It then used search-based techniques to automatically find the 047 optimal program configuration based on the cost model output. Overall, these ML-based techniques 048 show superior performance and adaptability across a diverse range of inputs compared to manually crafted performance optimization techniques. 050

Recently, on the hardware front, new domain-specific machines specifically designed for sparse operations are emerging (Aananthakrishnan et al. (2023); Gerogiannis et al. (2023); Hegde et al. (2019); Li et al. (2023); Jin et al. (2024)). These machines, known as hardware accelerators, offer significant speedups over established hardware platforms. Similar to CPUs and GPUs, sparse accel-

054 erators offer different program configurations to accommodate diverse sparse inputs (Gerogiannis 055 et al. (2023); Jin et al. (2024); Li et al. (2023); Muñoz-Martínez et al. (2023); Gerogiannis et al. (2024)) that should be configured by software performance optimizations. However, unlike CPUs and GPUs, most emerging accelerators that are at early design stages, only have access to expensive 058 simulators. This poses a significant challenge for computer architects, as exhaustively evaluating all potential program configurations to determine the best during the early stages is not feasible. Hence, in the presence of any inefficiencies observed during early stage simulations, it has become difficult 060 to diagnose whether the inefficiencies stem from suboptimal hardware design choices or program 061 configurations. Further, when designing hardware accelerators, it would be ideal to avoid over-062 provisioning hardware resources (e.g., increasing cache size) if such inefficiencies can instead be 063 mitigated via improved software strategies (e.g., adopting a different tiling strategy). Therefore, the 064 need to automatically select the optimal program configuration during the design space exploration 065 (DSE) phase of accelerator development is important, as it eliminates a dimension of complexity. 066

The learned cost models used in ML-based optimization techniques targeted at CPUs and GPUs are 067 trained with relatively large supervised datasets. Those datasets consist of program configurations 068 and sparse matrices as inputs, and runtimes as labels. Usually, these datasets consist of hundreds 069 of thousands of such labeled data items Won et al. (2023). Unfortunately, collecting datasets of comparable size for emerging hardware accelerators that have only simulators – which is the case 071 for most – is prohibitively costly. The time needed for a simulation to complete is many orders of magnitude longer than the real execution of the program on the actual chip. For example, it can take 073 up to two weeks to collect a single data point using the simulator of the state-of-the-art SPADE 074 sparse accelerator (Gerogiannis et al. (2023)). At the same time, the same program would take less 075 than a second to execute on the real chip when it is finally fabricated. Collecting large datasets would require huge clusters running simulations for months or even years. Therefore, in order to bring the 076 same benefits of ML-based optimizations to accelerator platforms at their early stages, we need to 077 rethink learned cost model construction techniques that are data-frugal and highly sample-efficient.



Figure 1: Transfer learning pipeline of DASH.

Inspired by the success of transfer learning in other domains (Weiss et al. (2016); Zhuang et al. (2020)), researchers have 090 proposed different transfer learning techniques to reduce data 091 requirements for training cost models (Sasaki et al. (2022); 092 Zheng et al. (2021)). The proposed solution is to leverage knowledge transferred from cost models learned on one hard-094 ware platform (source) to another (target) using the ubiquitous pre-train and fine-tune paradigm (Krizhevsky et al. (2012)). 096 Such techniques have shown to reduce the data requirement for the target platform. Therefore, potentially using such 098 techniques to transfer cost models learned on general-purpose 099 hardware platforms to emerging accelerator platforms can reduce the number of data points we need to collect from expen-100 sive simulations (Figure 1). However, we notice that most of 101 the previous works have achieved effective knowledge transfer 102 only between general-purpose hardware platforms of the same 103

079

081

082

084

087



Figure 2: Geomean speedups from existing systems for SpMM on SPADE; WACO with Feature Augmentation (WACO+FA), and Feature Mapping (WACO+FM).

*type* (e.g. CPU-to-CPU, GPU-to-GPU)(Sasaki et al. (2022),Won et al. (2023), Zheng et al. (2021)). Transferring between hardware of different types (e.g. CPU-to-accelerator) poses unique challenges.

Heterogeneous program configuration spaces. The program configurations for emerging sparse
 accelerators – which become the input feature space of cost models – can be very different from those
 that are available for general-purpose hardware. For example, emerging sparse accelerator plat-

108 forms have software-managed buffers instead of hardware-managed caches and specialized, rather 109 than general-purpose, pipelines. This disparity in program configuration spaces for general-purpose 110 hardware and emerging accelerators makes it challenging to come up with highly accurate transfer 111 learning techniques. Existing heterogeneous transfer learning techniques (Liang et al. (2019)), such 112 as feature augmentation (Daumé III (2009); Duan et al. (2012)), offer a potential solution. However, these techniques often produce feature representations that are too sparse for the cost model 113 to effectively learn, specifically when accommodating a diverse set of program configuration across 114 different hardware platforms. Figure 2 shows the results of applying popular heterogeneous transfer 115 learning techniques – feature augmentation (FA) and feature mapping (FM) – to a sparse learned 116 cost model, WACO (Won et al. (2023)). Even when using data samples from 1000 matrices for fine-117 tuning on the SPADE accelerator, the best configurations found under WACO+FA and WACO+FM 118 are far from the optimal. Therefore, we need better techniques to handle the heterogeneity of pro-119 gram configurations present across different hardware platforms. 120

High sample efficiency requirement. Existing transfer learning solutions for learned cost models
 that operate within homogeneous feature spaces, typically require at least 25% of the original dataset
 that was used in a non-transfer learning setup to achieve competitive performance on the target
 hardware platform (Sasaki et al. (2022)). The target dataset requirement for these solutions can
 further increase due to the heterogeneous input feature spaces between general-purpose hardware
 and emerging accelerators. This makes it infeasible to adopt existing solutions in their current form
 for accelerators in early design stages. Therefore, we need data-frugal techniques.

**DASH.** In this paper, to overcome these challenges we present DASH, a novel framework for developing learned cost models which enables effective knowledge transfer (Figure 1). DASH uses WACO's (Won et al. (2023)) neural cost model architecture as the base model (*WacoNet*) but incorporates key changes to make it amenable for transfer learning. DASH enables the discovery of better program configurations that are closer to the optimal (Figure 2), while requiring significantly less accelerator data samples for fine-tuning.

DASH is centered around two key principles introduced in Neyshabur et al. (2020): feature reuse 134 and the capture of low-level statistical information. We observe that, even though the program con-135 figurations between general-purpose hardware and accelerators are heterogeneous, there are certain 136 feature spaces that can be mapped due to their similarities. Motivated by this observation, we pro-137 pose an approximate mapping of comparable code optimizations, effectively segregating the fea-138 ture space generated by program configuration into homogeneous and heterogeneous components. 139 This allows feature reuse across the source and target platforms. The heterogeneous components 140 represent non-mappable hardware specific parameters that can be disparate across different plat-141 forms. Such components can introduce challenges during transfer learning due to negative transfer. 142 To separately encode the heterogeneous feature spaces, we introduce a **novel latent space repre**sentation of the heterogeneous input feature space using an auto-encoder. This novel formulation 143 of the feature space allows us to effectively reuse features while minimizing the impact of negative 144 transfer. Further, we observe that certain layers of WacoNet do not contribute heavily to the final 145 prediction and this over-parameterization can hinder transferability due to over-fitting. To mitigate 146 this, DASH modifies WacoNet by reducing the number of layers and extracting features at various 147 depths and scales, effectively allowing the model to capture low-level statistical information. 148

We evaluate DASH on two widely used sparse operations, Sparse Matrix-Matrix Multiplication (SpMM) and Sampled Dense-Dense Matrix Multiplication (SDDMM), by transferring from a CPU to an emerging sparse accelerator SPADE (Gerogiannis et al. (2023)). Our experimental results show that DASH outperforms existing techniques that leverage transfer learning by 28.44%, achieving an average speedup of 1.47× (up to 5.46×) for SpMM and 1.39× (up to 4.22×) for SDDMM. To further demonstrate the generalizability of our approach, we transferred from a CPU to a GPU, achieving an average speedup 1.17× (up to 1.61×) for SpMM and 1.15× (up to 1.49×) for SDDMM.

- 156 In summary, this paper makes the following contributions.
- We introduce techniques to segregate and encode the homogeneous (approximate mapping of comparable code optimizations) and heterogeneous (latent representation using an auto-encoder) components of program configurations across different hardware platforms used for sparse matrix computations.
- We introduce DASH, a novel framework for developing learned cost models that are amenable to few-shot fine-tuning across different hardware platforms, leveraging above techniques.

• We evaluate and show that DASH produces highly accurate transfer learned cost models for emerging sparse accelerators at early design stages with minimal data collection overhead. Specifically, we demonstrate that DASH achieves average speedups of  $1.47 \times$  on SpMM and  $1.39 \times$  on SDDMM on the state-of-the-art sparse accelerator SPADE. Furthermore, we perform additional experiments and ablation studies to demonstrate its benefits and generalizability.

## 2 BACKGROUND AND RELATED WORK

# 170 2.1 Sparse Matrix Computations

Sparse matrix computations perform computational tasks that involve tensors where most of the elements are zero. These computations are optimized to efficiently process only the non-zero values.
We describe two operations frequently used in these computations below.

**Sparse Matrix-Matrix Multiplication (SpMM)** is the operation of multiplying a sparse matrix  $\mathbf{A} \in \mathbb{R}^{M \times K}$  with a dense matrix  $\mathbf{B} \in \mathbb{R}^{K \times N}$ , resulting in an output matrix  $\mathbf{D} \in \mathbb{R}^{M \times N}$ . The SpMM operation can be expressed as  $D_{i,k} = \sum_j A_{i,j} \cdot B_{j,k}$ , where  $A_{i,j} \neq 0$ .

**Sampled Dense-Dense Matrix Multiplication (SDDMM)** is an operation that involves the multiplication of two dense matrices, followed by an elementwise multiplication with a sparse matrix. Given a sparse matrix  $\mathbf{A} \in \mathbb{R}^{M \times N}$ , a sparse output matrix  $\mathbf{D} \in \mathbb{R}^{M \times N}$ , and two dense matrices  $\mathbf{B} \in \mathbb{R}^{M \times K}$  and  $\mathbf{C} \in \mathbb{R}^{K \times N}$ , SDDMM operation can be expressed as  $D_{i,k} = A_{i,k} \cdot \sum_{j} (B_{i,j} \cdot C_{j,k})$ , where  $A_{i,k} \neq 0$ .

## 2.2 Sparse Matrix Programming Systems and Hardware

Sparse matrix computations can be ex-187 ecuted on a variety of hardware plat-188 forms, including CPUs, GPUs, and ded-189 icated sparse accelerators. The execu-190 tion strategy for these computations de-191 pends on both the hardware platform and 192 the corresponding programming system 193 used. In this work, for CPU execution, we use TACO (Kjolstad et al. (2017)), a 194 domain-specific language and a compiler 195 designed for sparse tensor algebra and op-196 timized for CPU. For GPU execution, we 197 employ SparseTIR (Ye et al. (2023)), a sparse tensor compilation framework de-199 veloped as an enhancement to TVM's Ten-

Table 1: Configurable program configuration parameters available across CPU, GPU, and SPADE.

CPU	GPU	SPADE	Туре
$\checkmark$	$\checkmark$		Numerical
$\checkmark$	$\checkmark$		Categorical
$\checkmark$			Categorical
	$\checkmark$		Categorical
	$\checkmark$		Categorical
		$\checkmark$	Numerical
		$\checkmark$	Binary
		$\checkmark$	Binary
		$\checkmark$	Binary
	CPU ✓ ✓	CPU GPU √ √ √ √ √ √ √ √	CPU         GPU         SPADE           ✓         ✓         ✓           ✓         ✓         ✓           ✓         ✓         ✓           ✓         ✓         ✓           ✓         ✓         ✓           ✓         ✓         ✓           ✓         ✓         ✓           ✓         ✓         ✓           ✓         ✓         ✓           ✓         ✓         ✓           ✓         ✓         ✓           ✓         ✓         ✓           ✓         ✓         ✓           ✓         ✓         ✓           ✓         ✓         ✓

sor IR(Chen et al. (2018a).) As our dedicated sparse accelerator, we use SPADE (Gerogiannis et al. (2023)), which has a tiled-based instruction set architecture (ISA) to leverage different variations of SpMM and SDDMM operations. Throughout the remainder of this paper, we will refer to this dedicated sparse accelerator as SPADE.

A sparse matrix programming system supports a range of code optimizations that modify the structure of the code to enhance performance. The effectiveness of these code optimizations depends on assigning specific values to the parameters of the program configuration. By tuning these parameters, we can significantly impact the runtime performance of sparse operations. Table 1 outlines the configurable parameters available in program configurations for different hardware platforms explored in this work. Further details on related code optimizations can be found in Appendix B.

210 211

212

162

163

164

165

166

167 168

169

185

2.3 ML-BASED COST MODELS

Learned Cost Models. Cost models act as fast and cost-effective proxies for executing workloads on real hardware. Their primary goal is to accurately estimate the execution time of workloads as they would perform on real hardware. To achieve this, these cost models can be trained on data samples with various program configurations and then used to predict the program configuration that will deliver the optimal performance. Hence, generally, the training objective of cost models is tied with minimizing  $|t_{CM}^* - t^*|$ , where  $t^*$  is the runtime of the true optimal program configuration and  $t_{CM}^*$  is the runtime of the best program configuration suggested by the cost model (*accuracy objective*)(detailed Appendix A). Finding the best configuration suggested by the cost model is usually done using auxiliary intelligent search techniques such as simulated annealing, Monte Carlo tree search, and reinforcement learning.

There have been numerous works on learned cost models to predict the runtime of different workloads targeting different hardware platforms Chen et al. (2018b); Adams et al. (2019). These techniques range from simple XGBoost (Chen & Guestrin (2016)) based cost models Chen et al. (2018a) to sophisticated deep neural network based models (Baghdadi et al. (2021); Kaufman et al. (2021); Zhai et al. (2023); Zheng et al. (2020); Won et al. (2023)). WACO Won et al. (2023) is a learned cost model specifically built for sparse matrix computations that we use as our base cost model.

228 **Transfer Learning.** Transfer learning is a technique that leverages knowledge gained from a task 229 in a source domain to improve the performance of a related task in a target domain, where data 230 collection can often be challenging (Bozinovski (2020)). There have been many successful ex-231 amples of transfer learning techniques in a wide range of fields (Weiss et al. (2016)). Transfer learning can be categorized into two main types: homogeneous transfer learning (Zhuang et al. 232 233 (2020)), where the input and label spaces are the same, and heterogeneous transfer learning (Day & Khoshgoftaar (2017)), where either one or both can be different. In program optimization, transfer 234 learning has been successfully used to transfer cost models learned from one hardware platform to 235 another, primarily in homogeneous settings, to minimize the target domain data requirements Zheng 236 et al. (2021); Sasaki et al. (2022). In this work, we seek to minimize the target domain data re-237 quirement during fine-tuning (Shen et al. (2021)), by targeting heterogeneous input feature spaces 238 present between general-purpose hardware and emerging sparse accelerators (*data-collection objec-*239 *tive*))(detailed in Appendix A).

#### 240 241 242

243

244

245

246 247

248

249 250

251

253

254

268

## 3 OUR METHODOLOGY: DASH



Figure 3: A comparative overview of the enhanced cost model design in DASH (b) alongside WACO's cost model design (a), highlighting key differences.

258 In this section, we present DASH, a novel framework to design data-efficient learned cost models to 259 accelerate the execution of sparse matrix computations on emerging hardware platforms. The fol-260 lowing subsections outline our contributions toward achieving the objectives set forth in Section 2.3; 261 maximizing the accuracy while minimizing the data collection overhead. In Section 3.1, we review 262 WACO's cost model, which serves as the base model for our work. Section 3.2 provides an overview of our key innovations, highlighting the enhancements in the cost model design that enable transfer 263 learning. In Section 3.3, we explore how the homogeneity of program configurations is leveraged 264 through the traits of comparable code optimizations. Finally, Section 3.4 addresses how we handle 265 the heterogeneity in program configurations introduced by hardware-specific code optimizations. 266

## 267 3.1 WACO'S COST MODEL

WACO (Figure 3(a)) (Won et al. (2023)) introduced the concept of directly feeding sparsity patterns as raw data into cost models. WACO's cost model employs submanifold sparse convolution net-

works (SCNN) (Graham & Van der Maaten (2017)) to extract features using the *input featurizer*. It
leverages a neural network-based *program embedder* to capture the impact of code optimizations on
sparse operations by encoding program configurations into embeddings. The program embeddings
are merged with the extracted sparsity pattern features produced by the input featurizer. The merged
inputs are then processed through a multi-layer perceptron *predictor* to estimate the execution cost.

- 275 276
- 277

## 3.2 OVERVIEW OF ENHANCEMENTS TO ENABLE TRANSFER LEARNING

278 We build upon WACO considering it as our base model by refining its architecture to better facilitate transfer learning across diverse hardware platforms. Our improved cost model design (Figure 3(b)) is 279 structured around four key components: configuration mapper, input featurizer, latent encoder, and 280 predictor. The configuration mapper (Figure 3(b)(1)) and latent encoder (Figure 3(b)(2)) replace the 281 program embedder in WACO, while the input featurizer (Figure 3(b)(3)) has been modified to more 282 effectively capture low-level information from sparsity patterns. Both the *configuration mapper* and 283 the *input featurizer* remain consistent across hardware platforms, serving as key components that 284 enable efficient knowledge transfer. 285

**Configuration Mapper** ( $\mathcal{FM}$ ). The configuration mapper captures homogeneity across hardware 286 platforms by processing program configurations  $(c_i)$  and their parameters to identify similarities in 287 code optimizations across various platforms. We designed it to approximately map similar configu-288 ration parameters across different hardware platforms (described in Section 3.3) to a unified feature 289 space. This is achieved by using explicit mapping functions. The resulting parameters are subse-290 quently passed through a multi-layer perceptron (MLP) to produce the final configuration vector 291  $p_i$ . In this work, we approximate the code optimizations loop strip-mining and loop reordering as 292  $p_i = \mathcal{FM}(\phi(\cdot), \pi(\cdot), c_i)$  using the mapping functions  $\phi$  and  $\pi$ , as detailed in Section 3.3. 293

**Input Featurizer**  $(\mathcal{IFE})$ . Matrices with identical dimensions and non-zero elements can exhibit 294 vastly different sparsity patterns, making it difficult to extract meaningful features based only on 295 statistical properties. Building on WACO's input featurizer Won et al. (2023), we modify the net-296 work architecture (Figure 3) to more effectively capture low-level information from sparsity patterns. 297 Our network consists of 12 SCNN layers (compared to 14 layers in WACO), arranged in 4 blocks, 298 each containing 3 sparse convolution layers. At the end of each block, we apply max pooling to 299 condense spatial information. We increase the number of channels across blocks up to 256, whereas 300 WACO kept them fixed at 32. These additional channels enables our design to capture hierarchical 301 features more effectively throughout the network compared to WACO. For a given sparse matrix M, our input featurizer generates a sparse feature vector  $s_M$ , expressed as  $s_M = \mathcal{IFE}(M)$ . 302

**Latent Encoder** ( $\mathcal{LE}$ ). We handle the heterogeneity of program configurations across hardware platforms using per-target autoencoders that compress the heterogeneous components of the configurations into compact latent representations (described in Section 3.4). An autoencoder is trained for each target–sparse primitive pair. During both training and inference, the *latent encoder*  $\mathcal{LE}$ processes a configuration ( $c_j$ ), transforming it into a latent representation  $z_j = \mathcal{LE}(c_j)$ , that encapsulates the unique characteristics of the program configuration.

**Predictor** ( $\mathcal{P}$ ). As the final component of the cost model, the *predictor* (Figure 3(b)(4)) integrates the three feature vectors from the preceding components into a single unified vector, encapsulating all key information about the sparsity pattern and program configuration. This unified vector  $(s_M || p_j || z_j)$  is passed through a multi-layer perceptron (MLP) to eventually output a scalar value representing the predicted execution cost, which can be expressed as  $\hat{r}_{M,c_j} = \mathcal{P}(p_j || s_M || z_j)$ .

314 315

## 3.3 EXPLOITING HOMOGENEITY: APPROXIMATE MAPPING OF CODE OPTIMIZATIONS

316 Different hardware platforms often use distinct programming systems, leading to variations in how 317 code optimizations are parameterized (Figure 1). Further, an optimization available in one platform 318 may not be directly available on another, requiring the combination of multiple other code optimiza-319 tions to replicate the same impact. For example, *loop strip-mining* code optimization on CPUs can 320 be closely approximated by collectively applying *barrier* and *tiling* optimizations in SPADE. By 321 mapping the effects of these code optimizations using their program configuration parameters, we can expose patterns that facilitate effective knowledge transfer across hardware platforms. In this 322 section, we present our approaches for approximately merging *loop strip-mining*, *barrier*, and *tiling* 323 optimizations between CPU and SPADE, and loop reordering optimization between CPU and GPU.

345

346

347

348

349

350

351

352

353 354 355

356

324 *Loop strip-mining* is a code optimization that decomposes large software loops into smaller seg-325 ments to optimize computations for memory utilization and cache performance. In our context, it 326 is applied to loops iterating over the indices i, j, and k of matrices in SpMM and SDDMM sparse 327 operations (Section 2.1), where parameters I, J, and K are used to split these loops into outer and 328 inner segments, resulting in a loop nest of six decomposed loops. The resulting loop segments are  $\{i_1, i_2, j_1, j_2, k_1, k_2\}$  and their execution order is denoted by  $\omega$ . In SPADE, we approximate this us-329 ing barrier and tiling optimizations. Tiling decomposes a matrix into smaller blocks to optimize data 330 reuse in the local memory, while *barrier* controls the execution order of tiles. For example, enabling 331 barrier optimization pauses the tiles scheduled by a control processing element until all previous 332 tiles have been completed (Gerogiannis et al. (2023)). Similar to strip-mining parameters, the tiling 333 parameters for i, j, and k indices of matrices are represented in SPADE as  $p_{col}$ ,  $p_{row}$ ,  $d_{split}$ , respec-334 tively, while *barrier* is represented by b, where b = 1 if barrier is enabled, and b = 0 otherwise. 335 Intuitively, tiling divides computations into smaller blocks, while barriers control synchronization 336 during execution. By enabling and disabling barriers for various tiling configurations, we can dictate 337 the order of computation. This resembles loop strip-mining and reordering in CPUs, where optimiz-338 ing loop execution enhances performance and cache utilization. We can approximately map tiling 339 and barrier parameters to the corresponding strip-mining parameters using the mapping function  $\phi: \{p_{\text{col}}, p_{\text{row}}, s_{\text{split}}, b\} \rightarrow \{I, J, K, \omega\}$  as follows: 340

$$\phi(p_{\rm col}, p_{\rm row}, s_{\rm split}, b) = (I, J, K, \omega)$$

$$I \approx p_{\text{col}}, \ J \approx p_{\text{row}}, \ K \approx s_{\text{split}}; \ \omega = \begin{cases} [k_2, \ j_2, \ i_2, \ i_1, \ j_1, \ k_1] & \text{if } b = 1\\ [k_2, \ i_2, \ j_2, \ i_1, \ j_1, \ k_1] & \text{if } b = 0 \end{cases}$$

**Loop reordering** is a code optimization that adjusts the execution order  $\omega$  of loops to improve cache efficiency and facilitate parallel processing. It is often applied after loops are strip-mined. Here, we examine how this can be approximated for both CPU  $(a_1)$  and GPU  $(a_3)$ . In CPU, loop strip-mining results in six decomposed loops  $\{i_1, i_2, j_1, j_2, k_1, k_2\}$ . Similarly, in GPU, loop strip-mining produces six loop segments, but the loop structure differs  $\{i_1, i_2, j, k_1, k_2, k_3\}$  due to architectural changes of the platform. We approximate them using  $\Omega(\cdot)$  function that determines the index of a loop segment and a mapping function  $\pi_{a_i} : \{i_1, i_2, \dots, k_2, \omega_{a_i}\} \rightarrow \{i_1, i_2, \dots, k_3, \omega'_{a_i}\}$  as follows:  $\pi_{a_1}(i_1, i_2, j_1, j_2, k_1, k_2, \omega_{a_1}) = (i_1, i_2, j_1, j_2, k_1, k_2, k_3, \omega'_{a_1}); \quad k_3 = 1, \quad \Omega_{a_1}(k_2) + 1 = \Omega_{a_1}(k_3)$   $\pi_{a_2}(i_1, i_2, j, k_1, k_2, k_3, \omega_{a_3}) = (i_1, i_2, j, j', k_1, k_2, k_3, \omega'_{a_3}); \quad j' = 1, \quad \Omega_{a_3}(j) + 1 = \Omega_{a_3}(j')$ 

#### 3.4 MITIGATING HETEROGENEITY: ENCODE HARDWARE-SPECIFIC CODE OPTIMIZATIONS

While we can use the strategies described in Section 3.3 to approximate code optimizations with homogeneity, such techniques are not applicable to hardware-specific code optimizations. An existing approach for representing hardware-specific code optimizations across different hardware platforms is to encode them using feature augmentation. However, this results in excessively sparse feature vectors, as code optimizations that are not applicable to a selected hardware platform are zeroed out. Training models on such sparse feature vectors often leads to sub-optimal performance (Figure 15).

To address this limitation, we propose indexing the parameters of the heterogeneous component 364 of the program configurations for each platform  $a_i$  using low-dimensional latent representations. Specifically, we train an autoencoder  $\mathcal{AE}_{a_i}$  to learn a latent representation  $z_i$  for each configuration  $c_i \in C_{a_i}$ . This is accomplished by determining the value ranges for all parameters of the hetero-366 geneous component in the program configurations, followed by training an autoencoder to learn an 367 unsupervised embedding of this parameterization. Once trained, we use the encoder  $\mathcal{LE}_{a_i}$  in  $\mathcal{AE}_{a_i}$ , 368 which takes each configuration  $(c_i)$  as input and transforms it into its corresponding latent represen-369 tation  $z_i$ , where  $z_i$  is a fixed-size vector. By compressing configurations from different hardware 370 platforms-each with varying parameters and ranges-into fixed-size vectors, we standardize the 371 input for hardware-specific optimizations into the cost model. This compression significantly sim-372 plifies the model compared to feature augmentation, as the cost model now processes fewer input 373 features, reducing its computational complexity. Since the hardware-specific optimizations from 374 different hardware platforms are now represented in a unified latent feature space, it becomes fea-375 sible to capture any similarities in how they impact performance, which can then be leveraged in fine-tuning. Finally, this approach facilitates the seamless integration of emerging hardware plat-376 forms into DASH, as we can extend DASH to support new target hardware platforms by training 377 new autoencoders and fine-tuning, eliminating the need to retrain the source model from scratch.

## 378 4 EVALUATION 379

380

## 4.1 DATASET, TRAINING AND EVALUATION SETUP

381 **Dataset.** Our experiments were conducted using real-world sparse matrices sourced from the 382 SuiteSparse Matrix Collection (Davis & Hu (2011)). This dataset has been widely used in previ-383 ous work (Hong et al. (2019); Jiang et al. (2020); Won et al. (2023)) and covers a broad spectrum 384 of domains, ensuring a realistic and comprehensive evaluation of DASH's performance. To col-385 lect the training dataset, we performed the sparse matrix operations SpMM and SDDMM on three 386 distinct hardware platforms: an Intel Xeon Gold 6348 CPU with 1TB of RAM, an NVIDIA A100 387 GPU paired with an Intel Xeon Platinum 8358, and SPADE, a simulated sparse accelerator with 32 processing elements operating at 0.8GHz.We gathered data samples using 1500 matrices for each 388 hardware platform to use for model training and validation. For each matrix, we randomly sampled 389 100 program configurations to have diverse and representative training datasets across all platforms. 390

Baselines and Implementation. We executed SpMM and SDDMM on CPU, GPU, and SPADE
 using the respective programming systems introduced in Section 2.2. We used the default opti mizations of these programming systems as our baseline environment. We implemented DASH in
 PyTorch, utilizing MinkowskiEngine (Choy et al. (2019)) to handle sparse convolution. Separate
 models were developed for SpMM and SDDMM to conduct precise performance predictions.

396 **Cost Model Evaluation.** We evaluated DASH's performance on 715 real-world matrices from the 397 SuiteSparse Matrix Collection, ensuring that none of the evaluation data samples overlapped with 398 the training set. For each matrix, we predicted the runtime cost across all program configurations 399 and selected the top-1 and top-5. For each of the top-1 and top-5, we executed the selected program configurations on the target platform and identified the one with the shortest runtime. We then 400 compared our results to the normalized runtime of the baseline executions, WacoNet with feature 401 augmentation, and *WacoNet* with feature mapping by calculating the geometric mean (geomean) 402 speedups for each to quantify DASH's overall effectiveness. 403





404

405

412 413

414

415

416

417



4.2 TRANSFERABILITY OF COST MODELS

418 Pre-training and Fine-tuning Procedure. We trained source models on CPU using data samples 419 from 100 matrices. The matrices were randomly selected from the training set while ensuring a 420 balanced representation of their dimensions and sparsity. We empirically demonstrate in Section 4.3 421 (Figure 11) that training the source model with 100 matrices struck an optimal balance. Once the 422 source model was trained, we performed few-shot fine-tuning on SPADE with only using data samples from 5 matrices. This decision was made to achieve the best trade-off between our objectives 423 for accuracy and data collection (detailed in Section 4.3 (Figure 12)). We chose to train the source 424 model on CPU since WacoNet was originally trained on it and it offers widespread accessibility. 425

Transferability to SPADE. Figure 15 illustrates the geomean speedups achieved using multiple
techniques: zero-shot inference from the source model (zero-shot), a model trained exclusively on
the target hardware using the fine-tuning dataset (no transfer), *WacoNet* with feature augmentation
(WACO+FA), *WacoNet* with feature mapping (WACO+FM), and DASH's performance for both the
top-1 and top-5 (k-best) predicted program configurations. Our results show that DASH consistently
outperformed other techniques across both sparse operations and hardware platforms. Specifically
for SPADE, DASH (Top-1) achieved an average speedup of 1.40x for SpMM, reaching 90% of

432 the optimal speedup of 1.55×. When expanding DASH (Top-5), it delivered an average speedup of 433  $1.47\times$ , achieving 95% of the optimal speedup. The optimal speedup was determined by running 434 all possible configurations for the evaluation matrices and selecting the fastest execution time for 435 each matrix. Similarly, for SDDMM in SPADE, DASH (Top-1) achieved an average speedup of 436 1.27× and DASH (Top-5) achieved an average speedup of 1.39×. This emphasizes DASH's ability to consistently find near-optimal program configurations with minimal fine-tuning across multiple 437 sparse operations. The speedup gained for zero-shot inference from the source model was signifi-438 cantly lower than the baseline. In contrast, fine-tuning on a few data samples from SPADE led to 439 significant performance gains demonstrating DASH's effectiveness in transferring knowledge. 440

441 Transferability to GPU. To further showcase DASH's ability to transfer knowledge across different 442 hardware platforms, we extended our evaluation to GPU (Figure 15). The speedup trends on GPU aligned with those observed on SPADE, reinforcing the effectiveness of DASH. DASH (Top-1) 443 delivered an average speedup of  $1.03 \times$  and DASH (Top-5) yielded an average speedup of  $1.17 \times$  for 444 SpMM, with the optimal achievable speedup being 1.25×. In comparison, cusparseSpMM achieved 445 a lower average speedup of 1.01×. For SDDMM, DASH (Top-1) resulted in an average speedup 446 of 1.07×, while DASH (Top-1) yielded a 1.15× speedup, with the optimal being 1.22×. Zero-shot 447 inference on the GPU was significantly worse compared to Zero-shot for SPADE, with speedups 448 falling well below the baseline. This discrepancy is likely due to the larger inherent architectural 449 differences between the CPU and GPU. Further, we evaluated the end-to-end performance impact 450 on GPU for graph convolutional networks. Our results had a 1.06× overall speedup over DGL when 451 training for 100 epochs with DASH (Top-1) on the Wiki-Talk matrix ( $\sim$ 2M rows) from the test set. 452

Comparison with Other Transfer Learning Techniques. For comparisons, we modified WacoNet 453 to support feature augmentation and feature mapping, as it is not inherently optimized for hetero-454 geneous transfer. Despite these modifications, DASH consistently outperformed both. For SpMM 455 on SPADE, WACO+FA had an average speedup of 1.04×, while WACO+FM resulted in a slightly 456 higher average speedup of 1.09×. In comparison, DASH delivered an average speedup of 1.40×, 457 outperforming its closest alternative (WACO+FM) by 28.44%. The sub-optimal performance of 458 WACO+FA and WACO+FM can be attributed to the increased sparsity in the feature space due to 459 feature augmentation and their limited capacity to effectively mitigate the heterogeneity.



468 469 470

471

460

461

462

463

464

465

466

467

Figure 6: Loss and accuracy during training.

ADDITIONAL EXPERIMENTS AND ABLATION STUDIES FOR SPMM ON SPADE 4.3

472 **Speedup Performance.** Figure 5 shows the speedups achieved by DASH (Top-1) across all evalu-473 ated matrices. Matrices where the baseline outperformed DASH are indicated below the y = 1 dotted 474 line. While the baseline outperformed DASH on a few matrices, the overall results demonstrate that 475 DASH delivered substantial speedups (as high as 5.46x) for the majority of the dataset. 476

**Cost Model Accuracy.** Figure 6 shows the accuracy of DASH's cost model across training epochs 477 using Pairwise Ranking Loss (PRL), Ordered Pair Accuracy (OPA), and Kendall's Tau (K-Tau). 478 The steady decline in PRL for both training and validation loss indicates that the model effectively 479 learns to rank program configurations without over-fitting. OPA and K-Tau demonstrated steady 480 improvement, reaching 0.80 and 0.61, respectively, indicating that the training process is effective. 481

Component-Level Contributions. The effectiveness of our cost model relies on the inclusion of 482 all components, each contributing uniquely to the overall performance. As illustrated in Figure 7, 483 the exclusion of individual components leads to a noticeable decline in speedups. For example, 484 excluding the *input featurizer* (IFE) causes a decline from 1.40x to 1.26x. Similarly, omitting the 485 configuration mapper ( $\mathcal{FM}$ ) leads to a further decline to 1.16x, and excluding *latent encoder* ( $\mathcal{LE}$ )

489

lowers speedup to 1.01x. This emphasizes that each component contributes
 uniquely to the model's high performance, and all need to act synergistically
 to maximize the benefits of knowledge transfer.

Selection of MLP Predictor. As shown in Figure 3, the MLP predictor from 490 WACO's base cost model was retained in our enhanced design. Figure 8 pro-491 vides a comparative analysis of alternative predictors, including LSTM, GRU, 492 and Transformer (TF). The results demonstrate that our proposed cost model 493 design outperforms the alternatives, with the TF predictor achieving the next 494 best performance with 1.36× speedup. These findings highlight that an MLP 495 predictor is sufficient to deliver robust performance with limited data. In con-496 trast, the suboptimal performance of the TF predictor can be attributed to the limited dataset size, as the high simulation costs associated with emerging 497 hardware make it challenging to collect larger datasets for fine-tuning. 498

 Selection of Auto-Encoders. Figure 9 shows our investigation into various methods for handling the heterogeneous components of program configurations. We evaluated choices ranging from conventional feature augmentation (FA) to principal component analysis (PCA), auto-encoders, and variational auto-encoders (VAE). Our findings reveal that auto-encoders were the most effective for capturing heterogeneous optimizations in a latent space. This was further supported by the smaller validation loss observed when training the auto-encoder to learn these latent representations.

Data Collection Overhead w/o Transfer Learning. Figure 10 shows that
without transfer learning, the overhead of data collection becomes significant
on emerging hardware due to the high costs of running simulations. For example, models trained exclusively on SPADE would require 20x–200× more
target data samples (collected using 100–1000 matrices) to match or surpass
the speedups achieved through DASH via transfer learning.

513 **Impact of Negative Transfer.** Figure 11 shows that using a large dataset to 514 train the source model (e.g., data samples from 1000 matrices) does not nec-515 essarily lead to better outcomes. As the size of the training dataset increases, the model becomes overly specialized to the source platform, diminishing its 516 adaptability during fine-tuning. For example, training on the CPU (source) 517 with data from 100 matrices and fine-tuning on SPADE (target) with data 518 from 5 matrices produces the best results. In contrast, training the source 519 model with data from 1,000 matrices yields sub-optimal performance. This 520 highlights the importance of balancing the source model's training dataset to 521 avoid over-specialization and minimize the impact of negative transfer. 522

**Number of Samples in Fine-Tuning.** In Figure 12, we show DASH's perfor-523 mance as fine-tuning data samples increase. Despite fine-tuning on data from 524 1,000 matrices, the maximum speedup saturates at  $1.42\times$ . We can achieve a 525 comparable speedup of 1.40× with data from 5 matrices, which shows the 526 diminishing returns associated with larger datasets. Further, the non-transfer 527 learning setup achieved a marginally higher speedup of 1.43× when using 528 data from 1,000 matrices. However, considering the significant data collec-529 tion overhead, these marginal improvements are not deemed beneficial. 530

531 5 CONCLUSION

In this paper, we introduced DASH, a novel framework to develop data-efficient learned cost models to optimize sparse matrix computations for
emerging hardware platforms. DASH leverages a unique technique that capitalizes on the homogeneity of input features across different platforms while
effectively mitigating heterogeneity. This enables DASH to train cost models
using low-cost data samples from widely accessible general-purpose hardware (such as CPUs) and then fine-tune them for emerging hardware platforms with few-shot learning. Our results demonstrate that DASH is able to achieve near-optimal accuracy while maintaining significant sample efficiency.



Figure 7: Ablation study for SpMM.



Figure 8: Selection of MLP predictor.



Figure 9: Selection of auto-encoders.



Figure 10: No transfer learning.



Figure 11: Impact of negative transfer.



Figure 12: Impact of number of samples in fine-tuning.

## 540 REFERENCES

550

- Sriram Aananthakrishnan, Shamsul Abedin, Vincent Cavé, Fabio Checconi, Kristof Du Bois, Stijn
  Eyerman, Joshua B Fryman, Wim Heirman, Jason Howard, Ibrahim Hur, et al. The intel programmable and integrated unified memory architecture graph analytics processor. *IEEE Micro*, 43(5):78–87, 2023.
- Andrew Adams, Karima Ma, Luke Anderson, Riyadh Baghdadi, Tzu-Mao Li, Michaël Gharbi, Benoit Steiner, Steven Johnson, Kayvon Fatahalian, Frédo Durand, et al. Learning to optimize halide with tree search and random programs. *ACM Transactions on Graphics (TOG)*, 38(4): 1–12, 2019.
- Riyadh Baghdadi, Massinissa Merouani, Mohamed-Hicham Leghettas, Kamel Abdous, Taha Arbaoui, Karima Benatchba, et al. A deep learning based cost model for automatic code optimization. *Proceedings of Machine Learning and Systems*, 3:181–193, 2021.
- Iz Beltagy, Matthew E Peters, and Arman Cohan. Longformer: The long-document transformer.
   *arXiv preprint arXiv:2004.05150*, 2020.
- 557 Stevo Bozinovski. Reminder of the first paper on transfer learning in neural networks, 1976. *Infor-*558 *matica*, 44(3), 2020.
- Tianqi Chen and Carlos Guestrin. Xgboost: A scalable tree boosting system. In *Proceedings of the* 22nd acm sigkdd international conference on knowledge discovery and data mining, pp. 785–794, 2016.
- Tianqi Chen, Thierry Moreau, Ziheng Jiang, Lianmin Zheng, Eddie Yan, Haichen Shen, Meghan
   Cowan, Leyuan Wang, Yuwei Hu, Luis Ceze, et al. {TVM}: An automated {End-to-End} op timizing compiler for deep learning. In *13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)*, pp. 578–594, 2018a.
- Tianqi Chen, Lianmin Zheng, Eddie Yan, Ziheng Jiang, Thierry Moreau, Luis Ceze, Carlos Guestrin, and Arvind Krishnamurthy. Learning to optimize tensor programs. *Advances in Neural Information Processing Systems*, 31, 2018b.
- Rewon Child, Scott Gray, Alec Radford, and Ilya Sutskever. Generating long sequences with sparse transformers. *arXiv preprint arXiv:1904.10509*, 2019.
- 573
  574
  574
  575
  576
  Christopher Choy, Jun Young Gwak, and Silvio Savarese. 4d spatio-temporal convnets: Minkowski convolutional neural networks. In *Proceedings of the IEEE/CVF conference on computer vision and pattern recognition*, pp. 3075–3084, 2019.
- Tri Dao, Beidi Chen, Kaizhao Liang, Jiaming Yang, Zhao Song, Atri Rudra, and Christopher Re.
  Pixelated butterfly: Simple and efficient sparse training for neural network models. *arXiv preprint arXiv:2112.00029*, 2021.
- Hal Daumé III. Frustratingly easy domain adaptation. *arXiv preprint arXiv:0907.1815*, 2009.
- Timothy A Davis and Yifan Hu. The university of florida sparse matrix collection. ACM Transactions on Mathematical Software (TOMS), 38(1):1–25, 2011.
- Oscar Day and Taghi M Khoshgoftaar. A survey on heterogeneous transfer learning. *Journal of Big Data*, 4:1–42, 2017.
- Lixin Duan, Dong Xu, and Ivor Tsang. Learning with augmented features for heterogeneous domain adaptation. *arXiv preprint arXiv:1206.4660*, 2012.
- Gerasimos Gerogiannis, Serif Yesil, Damitha Lenadora, Dingyuan Cao, Charith Mendis, and Josep
   Torrellas. Spade: A flexible and scalable accelerator for spmm and sddmm. In *Proceedings of the 50th Annual International Symposium on Computer Architecture*, ISCA '23, New York,
   NY, USA, 2023. Association for Computing Machinery. ISBN 9798400700958. doi: 10.1145/ 3579371.3589054. URL https://doi.org/10.1145/3579371.3589054.

594 595 596	Gerasimos Gerogiannis, Sriram Aananthakrishnan, Josep Torrellas, and Ibrahim Hur. Hottiles: Accelerating spmm with heterogeneous accelerator architectures. In 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA), pp. 1012–1028. IEEE, 2024.
598 599	Benjamin Graham and Laurens Van der Maaten. Submanifold sparse convolutional networks. <i>arXiv</i> preprint arXiv:1706.01307, 2017.
600 601 602 603	Kartik Hegde, Hadi Asghari-Moghaddam, Michael Pellauer, Neal Crago, Aamer Jaleel, Edgar Solomonik, Joel Emer, and Christopher W Fletcher. Extensor: An accelerator for sparse tensor algebra. In <i>Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture</i> , pp. 319–333, 2019.
604 605 606 607	Changwan Hong, Aravind Sukumaran-Rajam, Israt Nisa, Kunal Singh, and P Sadayappan. Adaptive sparse tiling for sparse matrix multiplication. In <i>Proceedings of the 24th Symposium on Principles and Practice of Parallel Programming</i> , pp. 300–314, 2019.
608 609 610	Peng Jiang, Changwan Hong, and Gagan Agrawal. A novel data transformation and execution strategy for accelerating sparse matrix multiplication on gpus. In <i>Proceedings of the 25th ACM SIGPLAN symposium on principles and practice of parallel programming</i> , pp. 376–388, 2020.
611 612 613 614	Hanchen Jin, Zichao Yue, Zhongyuan Zhao, Yixiao Du, Chenhui Deng, Nitish Srivastava, and Zhiru Zhang. Vesper: A versatile sparse linear algebra accelerator with configurable compute patterns. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2024.
615 616 617	Sam Kaufman, Phitchaya Phothilimthana, Yanqi Zhou, Charith Mendis, Sudip Roy, Amit Sabne, and Mike Burrows. A learned performance model for tensor processing units. <i>Proceedings of Machine Learning and Systems</i> , 3:387–400, 2021.
618 619 620 621	Fredrik Kjolstad, Shoaib Kamil, Stephen Chou, David Lugato, and Saman Amarasinghe. The tensor algebra compiler. <i>Proc. ACM Program. Lang.</i> , 1(OOPSLA), oct 2017. doi: 10.1145/3133901. URL https://doi.org/10.1145/3133901.
622 623	Alex Krizhevsky, Ilya Sutskever, and Geoffrey E Hinton. Imagenet classification with deep convolutional neural networks. <i>Advances in neural information processing systems</i> , 25, 2012.
624 625 626 627	Zhiyao Li, Jiaxiang Li, Taijie Chen, Dimin Niu, Hongzhong Zheng, Yuan Xie, and Mingyu Gao. Spada: Accelerating sparse matrix multiplication with adaptive dataflow. In <i>Proceedings of the</i> 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2, pp. 747–761, 2023.
628 629 630 631	Huan Liang, Wenlong Fu, and Fengji Yi. A survey of recent advances in transfer learning. In 2019 IEEE 19th International Conference on Communication Technology (ICCT), pp. 1516–1523, 2019. doi: 10.1109/ICCT46805.2019.8947072.
632 633 634 635 636	Francisco Muñoz-Martínez, Raveesh Garg, Michael Pellauer, José L Abellán, Manuel E Acacio, and Tushar Krishna. Flexagon: A multi-dataflow sparse-sparse matrix multiplication accelerator for efficient dnn processing. In <i>Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3</i> , pp. 252–265, 2023.
637 638 639	Behnam Neyshabur, Hanie Sedghi, and Chiyuan Zhang. What is being transferred in transfer learn- ing? <i>Advances in neural information processing systems</i> , 33:512–523, 2020.
640 641 642	Yuta Sasaki, Keichi Takahashi, Yoichi Shimomura, and Hiroyuki Takizawa. A cost model for com- pilers based on transfer learning. In 2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), pp. 942–951. IEEE, 2022.
643 644 645	Zhiqiang Shen, Zechun Liu, Jie Qin, Marios Savvides, and Kwang-Ting Cheng. Partial is better than all: Revisiting fine-tuning strategy for few-shot learning. In <i>Proceedings of the AAAI conference on artificial intelligence</i> , volume 35, pp. 9594–9602, 2021.
646 647	Karl Weiss, Taghi M Khoshgoftaar, and DingDing Wang. A survey of transfer learning. <i>Journal of Big data</i> , 3:1–40, 2016.

648	Jaeyeon Won, Charith Mendis, Joel S. Emer, and Saman Amarasinghe. Waco: Learning workload-
649	aware co-optimization of the format and schedule of a sparse tensor program. In <i>Proceedings of</i>
650	the 28th ACM International Conference on Architectural Support for Programming Languages
651	and Operating Systems, Volume 2, ASPLOS 2023, pp. 920–934, New York, NY, USA, 2023.
652	Association for Computing Machinery. ISBN 9781450399166. doi: 10.1145/3575693.3575742.
653	URL https://doi.org/10.1145/3575693.3575742.

- H. Yang, Y. Liu, Z. Luan, L. Gan, G. Yang, and D. Qian. Input-aware sparse tensor storage format selection for optimizing mttkrp. *Computer*, 56(08):4–7, aug 2023. ISSN 1558-0814. doi: 10. 1109/MC.2023.3279447.
- Yang Ye and Shihao Ji. Sparse graph attention networks. *IEEE Transactions on Knowledge and Data Engineering*, 35(1):905–916, 2021.
  - Zihao Ye, Ruihang Lai, Junru Shao, Tianqi Chen, and Luis Ceze. Sparsetir: Composable abstractions for sparse compilation in deep learning. ASPLOS 2023, pp. 660–678, New York, NY, USA, 2023. Association for Computing Machinery. ISBN 9781450399180. doi: 10.1145/3582016. 3582047. URL https://doi.org/10.1145/3582016.3582047.
- Yi Zhai, Yu Zhang, Shuo Liu, Xiaomeng Chu, Jie Peng, Jianmin Ji, and Yanyong Zhang. Tlp: A deep learning-based cost model for tensor program tuning. In *Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2*, pp. 833–845, 2023.
- Lianmin Zheng, Chengfan Jia, Minmin Sun, Zhao Wu, Cody Hao Yu, Ameer Haj-Ali, Yida Wang,
   Jun Yang, Danyang Zhuo, Koushik Sen, et al. Ansor: Generating {High-Performance} tensor
   programs for deep learning. In *14th USENIX symposium on operating systems design and imple- mentation (OSDI 20)*, pp. 863–879, 2020.
- Lianmin Zheng, Ruochen Liu, Junru Shao, Tianqi Chen, Joseph E. Gonzalez, Ion Stoica, and Ameer Haj Ali. Tenset: A large-scale program performance dataset for learned tensor compilers. In *Thirty-fifth Conference on Neural Information Processing Systems Datasets and Benchmarks Track (Round 1)*, 2021. URL https://openreview.net/forum?id=alfp8kLuvc9.
- Fuzhen Zhuang, Zhiyuan Qi, Keyu Duan, Dongbo Xi, Yongchun Zhu, Hengshu Zhu, Hui Xiong, and Qing He. A comprehensive survey on transfer learning. *Proceedings of the IEEE*, 109(1): 43–76, 2020.

## 702 A PROBLEM FORMULATION

In this work, our aim is to build accurate learned cost models for emerging hardware platforms to enable faster identification of optimal program configurations. A key challenge is the need to maximize the accuracy of the cost model (*accuracy objective*) while using as few expensive (i.e. collected through simulation) data samples as possible (*data collection objective*). We first formalize the program optimization objective and then tie it with the cost model objectives.

709 710

711

## A.1 PROGRAM OPTIMIZATION SELECTION

712 The goal of program optimization in sparse matrix computations is to select the optimal program 713 configuration for a given hardware platform and input sparsity pattern from the total configuration space. Let configuration space  $C_a$  be the set  $\{c_1, c_2, \ldots, c_{m_a}\}$  of all valid program configurations for a given hardware platform a  $(m_a \in \mathbb{Z}^+)$ . For example, for CPU, a valid configuration from 714 715  $C_{CPU}$  is a tuple of program configuration parameters for loop strip-mining, loop reordering, and 716 format reordering (Table 1). The optimal program configuration minimizes the execution time of a 717 sparse matrix computation. For an input sparse matrix (sparsity pattern) M, the optimal program 718 configuration on platform a can be given as,  $c^* = \arg\min_{c_i \in C_a} \mathcal{T}_a(M, c_i)$ , where  $\mathcal{T}_a$  is the execu-719 tion time function for platform a (ground truth runtime). The execution time for the optimal program 720 configuration is given by  $t^* = \mathcal{T}_a(M_l, c^*)$ .

721 722 723

## A.2 COST MODEL PERFORMANCE AND DATA EFFICIENCY OBJECTIVES

We approximate the ground truth runtime  $\mathcal{T}_a$  using learned cost models. Usually, these cost models are trained with one objective: to achieve high accuracy. However, due to the high cost of simulation in emerging hardware, we also want to minimize the amount of data samples required from these platforms for model training. We formalize these two objectives as follows.

728 729 720 730 731 **Data Collection Objective (DCE).** Let  $D_a = \{(M_l, c_i), t_i \mid i \in m_a, l \in \mathbb{Z}^+\}$  be the dataset collected from hardware platform a, and let  $\beta_a$  represent the average cost of collecting a single data sample from the platform. Our objective is to  $\min_{D_a} \beta_a \times |D_a|$ .

Accuracy Objective. Let  $CM_a$  (which approximates  $\mathcal{T}_a$ ) be the learned cost model trained on dataset  $D_a$ . If the best program configuration returned by the cost model  $(c_{CM_a}^*)$  has an actual execution time  $t_{CM_a}^*$ , our objective is to min  $|t_{CM_a}^* - t^*|$ , where  $t^*$  is the execution time for the optimal configuration. For a set of input sparse matrices  $\{M_1, M_2, \ldots, M_k\}$ , our objective can be extended to minimizing the Absolute Percentage Error (APE) across all matrices:

737

738

 $APE = \frac{1}{k} \sum_{l=1}^{k} \frac{|t_{CM_a,M_l}^* - t_{M_l}^*|}{t_{M_l}^*} \times 100$ 

739 740

741

742 743

744

where  $t_{CM_a,M_l}^*$  denotes the execution times for the predicted best program configuration for the input sparse matrix  $M_l$  and  $t_{M_l}^*$  denote the optimal program configurations for the same matrix.

## A.3 EVALUATIONS FOR COST MODEL OBJECTIVES

745 To evaluate the cost model objectives, we conducted the following experiments for SpMM on 746 SPADE. For simplicity in the calculations, we set  $\beta_{CPU} = 1$  and  $\beta_{SPADE} = 1000$ . However, a 747 CPU execution typically takes milliseconds, while a SPADE execution can extend up to two weeks. 748 We explored 11 distinct models across four different categories, differentiated by the number of data 749 samples they were trained on, while the cost model architecture remained the same. Category I 750 consists of models (NT d) trained exclusively on data samples from d matrices executed on SPADE. 751 Category II includes transfer-learned models (TL d), which were pre-trained with data samples from 752 100 matrices on CPU (10,000 data samples) and then fine-tuned on SPADE with data samples from d753 matrices. Category III consists of models (CPU d) pre-trained with varying numbers of data samples from d matrices on CPU and then fine-tuned on data samples from 5 matrices on SPADE. Finally, 754 we did zero-shot inference (Zero-Shot) from a model pre-trained on CPU with data samples from 755 100 matrices without additional fine-tuning on SPADE.

Models trained exclusively on SPADE data samples (NT d) generally exhibit increasing speedup and
decreasing APE as the number of SPADE data samples increases. For example, NT 1000, trained on
100,000 SPADE data samples, achieves the highest speedup of 1.43 and an APE of 7.06. However,
the data collection overhead for these models rises significantly with the number of SPADE samples,
making the use of them impractical due to the long simulation times. In contrast, the TL models,
which are pre-trained on CPU data and fine-tuned on SPADE samples, demonstrate an excellent
balance between speedup, APE, and DCE. TL 5 model, for instance, delivers a competitive speedup
of 1.40 and a low APE of 7.28, while maintaining an excellent DCE of 0.51.

Model	Data Samples		Dash (Top-1) Speedup	APE	$DCE/10^{6}$
	CPU	SPADE			
NT 5	-	500	1.29	15.02	0.50
NT 100	-	10000	1.38	9.42	10.00
NT 1000	-	100000	1.43	7.06	100.00
TL 5 (CPU 100)	10000	500	1.40	9.58	0.51
TL 100	10000	10000	1.41	8.74	10.01
TL 1000	10000	100000	1.42	7.28	100.01
CPU 5	500	500	1.07	27.80	0.50
CPU 20	2000	500	1.21	19.35	0.50
CPU 500	50000	500	1.36	16.34	0.55
CPU 1000	100000	500	1.19	36.00	0.60
Zero-Shot (CPU)	10000	-	0.71	46.22	0.01

Table 2: Comparison of cost model performance with varying data samples from CPU and SPADE.

### A.4 LEARNING OBJECTIVE

781 Our objective is to train a cost model that effectively learns to identify a program configuration 782 that minimizes the runtime of a sparse operation for a given sparsity pattern. To achieve this, we 783 begin by training our cost model to learn the relative rankings of program configurations during 784 execution, enabling it to accurately identify optimal configurations based on their performance. This 785 allows us to combine our cost model with a search technique to efficiently select the top-k (k-best) 786 program configurations from the configuration space. We use the *pairwise ranking loss* as our 787 learning objective (implemented using margin ranking loss) to rank program configurations based 788 on their true performance differences. For a given input matrix M, the pairwise ranking loss  $(\mathcal{L})$ 789 across all program configuration pairs can be defined as  $\mathcal{L} = \sum_{(c_1, c_2)} \max(0, 1 - (\hat{r}_{M, c_1} - \hat{r}_{M, c_2}))$ . 790  $\delta_{\text{true}} = \text{sign}(t_{M,c_1} - t_{M,c_2})$  where  $\hat{r}_{M,c_1}$  and  $\hat{r}_{M,c_2}$  are the predicted scores for configurations  $\delta_{\text{true}};$  $c_1$  and  $c_2$ , respectively;  $t_{M,c_1}$  and  $t_{M,c_2}$  represent their actual runtimes; and  $\delta_{true}$  signifies the true performance difference where sign(x) returns 1 if x > 0, -1 if x < 0, and 0 if x = 0. This ensures that the model is penalized when the predicted ranking does not align with the true ranking. 793 By minimizing this loss ( $\mathcal{L}$ ), DASH improves its ability to accurately rank and identify the top-k 794 program configurations. This also contributes to achieving our accuracy objective (Section A.2).

796 797 798

799

800

801

802

804

805

764 765 766

778 779

780

### **B** CODE OPTIMIZATIONS ACROSS HARDWARE PLATFORMS

- Loop strip-mining: Breaks down large software loops into smaller segments to optimize cache utilization.
- Loop reordering: Adjusts the execution order of loops to improve cache efficiency. Typically, it is applied after loop strip-mining.
- Format reordering: Reorganizes the data structure layout of sparsity patterns in memory to optimize memory access patterns
- Parallelization: Distributes tensor computations across multiple threads or processors to run tasks simultaneously.
  - Loop binding: Assigns specific loop iterations to threads for parallel processing.
- Loop unrolling: Executes multiple iterations of a loop in a single iteration, reducing loop control overhead and boosting execution speed.

810 811		• Tiling: Decomp	ooses a matrix into small	er blocks to optimize da	ta reuse in the local memory	
812			· · · · · · · · · · · · ·			
813	• Barrier: Applying a barrier would ensure all threads finish processing their current tile				processing their current tile	
814	(synchronized) before progressing to the next stage.					
815		<ul> <li>Cache bypassin</li> </ul>	g: Capability of bypassi	ing caches to to reduce of	cache pollution.	
816	• Matrix reordering: Enhances data locality by reordering the input matrix.					
817						
818	C	UVDEDDADAMT	TEDC			
819	C	IIIPERPAKAMI	EKS			
820						
821		Tab	ole 3: Hyperparameters	for model training/fine-	tuning	
822			Hyperparameter	Value	-	
823			Learning Rate	0.0001	-	
824			Batch Size	32	-	
825			Optimizer	Adam	-	
826			Number of Epochs	100	-	
827			Loss Function	MarginRankingLoss	-	
828						
829		Table	4: Composition of laye	rs in the Input Featurize	$\operatorname{tr}\left(\mathcal{IFE} ight)$	
830		Laver		Description	<b>x</b>	
831		Laver 1	MinkowskiCo	production (in channels	32 kernel size=5)	
832		Layer 2	Minkows	kiConvolution (32–32	kernel size=3)	
833		Layer 3	MinkowskiConvoluti	on $(32, 64 \text{ kernel size})$	3) MinkowskiMaxPooling	
834		Layer 4	Minkows	kiConvolution (64, 64,	kernel size=3)	
835		Laver 5	MinkowskiConvolution (64, 64, kernel_size=3)			
836		Layer 6	MinkowskiConvolutio	on (64, 128, kernel_size	=3) MinkowskiMaxPooling	
837		Layer 7	Minkowsk	ciConvolution (128, 128	, kernel_size=3)	
838		Layer 8	Minkowsk	Convolution (128, 128	, kernel_size=3)	
839		Layer 9	MinkowskiConvolutio	on (128, 256, kernel_size	=3)MinkowskiMaxPooling	
840		Layer 10	MinkowskiConvolution (256, 256, kernel_size=3)			
841		Layer 11	MinkowskiConvolution (256, 256, kernel_size=3)			
842		Layer 12	_ayer 12 MinkowskiConvolution (256, 256, kernel_size=3)			
843	G	obal Pooling Layer MinkowskiGlobalAvgPooling				
844						

Table 5: Composition of layers in the Predictor  $(\mathcal{P})$ 

Component/Layer	Input Size	Output Size
Matrix Embedding (x)	128	128
Configuration Embedding (y)	53	64
Latent Embedding (z)	64	64
Concatenation (xyz)	128 + 64	192
Predictor Layer 1	192	128
Predictor Layer 2	128	64
Predictor Layer 3	64	1

## D ADDITIONAL RESULTS







Figure 14: DASH (Top-1) per-matrix speedups (SDDMM)



Figure 15: DASH (Top-5) per-matrix speedups (SDDMM)