BREAKING THE MEMORY BARRIER: NEAR INFINITE BATCH SIZE SCALING FOR CONTRASTIVE LOSS

Anonymous authors Paper under double-blind review

000

001

002 003 004

006 007 008

022

025

026 027 028

029

031

032

033

034

039

040

041

042

043



Figure 1: GPU memory usage comparison between Inf-CL and previous methods (CLIP, Open-CLIP). The dashed line marks the common GPU memory limit. Memory costs exceeding the bottleneck of 80G A800 are estimated by curve fitting. ① Left: With 8×A800, CLIP and OpenCLIP's memory consumption increases quadratically, while Inf-CL achieves linear growth, reducing memory costs by 78× at a batch size of 256k. ② Right: At a batch size of 1024k, even with 128 GPUs, previous methods exceed memory limits, whereas Inf-CL reduces memory demand by 281×.

ABSTRACT

Contrastive loss is a powerful approach for representation learning, where larger batch sizes enhance performance by providing more negative samples to better distinguish between similar and dissimilar data. However, scaling batch sizes is constrained by the quadratic growth in GPU memory consumption, primarily due to the full instantiation of the similarity matrix. To address this, we propose a tile-based computation strategy that partitions the contrastive loss calculation to arbitrary small blocks, avoiding full materialization of the similarity matrix. Furthermore, we introduce a multi-level tiling strategy to leverage the hierarchical structure of distributed systems, employing ring-based communication at the GPU level to optimize synchronization and fused kernels at the CUDA core level to reduce I/O overhead. Experimental results show that the proposed method scales batch sizes to unprecedented levels. For instance, it enables contrastive training of a CLIP-ViT-L/14 model with a batch size of 4M or 12M using 8 or 32 A800 80GB without sacrificing any accuracy. Compared to SOTA memory-efficient solutions, it achieves a two-order-of-magnitude reduction in memory while maintaining comparable speed. The code will be made publicly available.

048

1 INTRODUCTION

Contrastive learning serves as a foundational technique across various applications, such as multimodality retrieval (Radford et al., 2021; Luo et al., 2022; Girdhar et al., 2023), self-supervised
representation learning (Chen et al., 2020a; He et al., 2020; Gao et al., 2022), and dense text retrieval (Wang et al., 2022). It learns an embedding space in which similar data pairs stay close while
dissimilar ones are far apart (Hadsell et al., 2006; Oord et al., 2018; Weng, 2021). Large batch sizes
are critical to the success of contrastive learning due to their reliance on in-batch negatives (Chen

068

069

070



Figure 2: (a) Vanilla implementation of contrastive loss gathers features to all devices to calculate all similarity simultaneously, where the similarity with squared complexity are repeatedly stored in all devices, causing huge memory costs for loss calculation when batch size increases. (b) Our Inf-CL significant decreases the memory cost by serial and distributed tile-wise computation.

et al., 2020a; Radford et al., 2021). Specifically, larger batches provide a diverse set of negative samples, enhancing the model's ability to learn discriminative representations (Pham et al., 2021).

Despite the above benefits, scaling batch size in contrastive learning is severely limited by GPU 074 memory. The memory required for computing and storing image-text similarity matrices (see Fig-075 ure 2(a)) grows quadratically with batch size, making further scaling impractical and limiting the 076 potential performance gains, even with advanced hardware. Several methods have been proposed 077 to address memory limitations in scaling batch sizes for contrastive learning. Gradient-Cache (Gao et al., 2021) reduces memory usage by decoupling model and loss computations, but the mem-079 ory cost of the loss remains a significant bottleneck. OpenCLIP (Ilharco et al., 2021) and DisCo-CLIP (Chen et al., 2023) improve efficiency by distributing contrastive loss computation across n081 GPUs, reducing memory consumption by a factor of n. However, despite advances in memoryefficient techniques, most studies are limited to a batch size of 128k, restricting the potential of 083 contrastive learning and the scaling demands of modern models and datasets (Saunshi et al., 2019; Chen et al., 2022; Kaplan et al., 2020). 084

085 In this paper, we introduce **Inf-CL**, a novel approach to mitigate the quadratic memory cost in contrastive learning, which is caused by the full instantiation of the similarity matrix for log-sum-087 exp (LSE) computation. Instead of storing the entire matrix, Inf-CL partitions the LSE calculation 880 into smaller, sequentially computed tiles, leveraging the cumulative property of LSE. This confines memory usage to the tile size and the number of parallel tiles, allowing for a trade-off between 089 memory and computational efficiency. To enhance practical efficiency, we propose a multi-level 090 tiling strategy. At a coarse-grained level, image and text batches are distributed across multiple 091 GPUs, with each GPU performing serial LSE computations on multiple rows. As computations pro-092 ceed, asynchronous column-wise data exchange minimizes communication overhead, as illustrated 093 in Figure 2(b). At a fine-grained level, row-wise computations are parallelized across CUDA cores 094 within each GPU, consolidating iterations into a single kernel to reduce I/O overhead. Theoretically, 095 **Inf-CL** can compute contrastive loss with nearly infinite batch sizes using a small tile size, albeit 096 with reduced speed. The multi-level tiling strategy is crucial to achieving practical scalability and 097 efficiency, balancing memory reduction with computation speed.

098 We evaluate Inf-CL on the image-text contrastive learning task. As shown in Figure 1, Inf-CL 099 reduces space complexity from quadratic (e.g., $\mathcal{O}(b^2)$ for CLIP, $\mathcal{O}(b^2/n)$ for OpenCLIP) to lin-100 ear $(\mathcal{O}(b/n^2))$ for **Inf-CL**), where b is the batch size and n is the number of GPUs. This significant 101 reduction in memory cost enables efficient training of large batch sizes. For instance, training a ViT-102 L/14 CLIP model with a batch size exceeding 10M on 32 A800 GPUs (80 GB each) requires only 103 1.44 GB of memory per GPU—over a 30× improvement compared to previous methods. Moreover, 104 **Inf-CL** maintains precision consistent with existing approaches, ensuring no loss in accuracy. In 105 terms of computation time, **Inf-CL** matches the performance of prior methods, requiring approximately 59 hours to process a 64k batch size on 8 A800 GPUs. The time cost scales nearly linearly 106 with batch size, as demonstrated by a batch size increase from 64k to 256k resulting in a roughly 4× 107 growth in training time $(220.3/49.4 \approx 4)$.

In summary, our contributions include: 110 • We propose a tile-based contrastive loss implementation that iteratively accumulates the LSE term, removing the need to instantiate the full similarity matrix and significantly re-111 ducing memory overhead. This approach theoretically allows training with nearly infinite 112 batch sizes using sufficiently small tiles. 113 114 • We propose a multi-level tiling strategy for a distributed training system, which reasonably leverages parallelism to achieve a balance between memory and computational efficiency. 115 116 • Our experiments demonstrate that **Inf-CL** scales batch sizes to unprecedented levels (e.g., 117 12M for CLIP-ViT-L/14 on 32 A800 80GB GPUs) while maintaining accuracy and comparable training speed to state-of-the-art methods. 118

2 PRELIMINARIES 121

122 123

119

108

2.1DISTRIBUTED TRAINING SYSTEM

124 **Cross-GPU Communication:** For scaling batch size, training across multiple GPUs is crucial to 125 handle memory and computational demands. However, communication overhead between GPUs can limit performance. Techniques like hierarchical all-reduce and ring-based communication al-126 leviate such overhead by optimizing synchronization between GPUs (Liu et al., 2023). Blockwise 127 parallelism, as employed in methods like ring attention, further improves efficiency by overlapping 128 computation and communication. 129

130 GPU Memory and Execution: The performance of modern deep learning models relies heavily 131 on hardware resources, particularly GPU memory and execution capabilities. GPUs, like A100s, typically have two different types of memory: HBM (High Bandwidth Memory) and SRAM (Static 132 Random Access Memory). HBM serves as the primary memory with a capacity of up to 80GB. In 133 contrast, SRAM is much smaller (usually measured in megabytes) but offers a significantly faster 134 access speed, acting as a vital cache for frequently accessed data and enabling rapid computations. 135 Techniques like FlashAttention (Dao et al., 2022) show that fine-grained control over the memory 136 access of HBM and the fuse the operations can achieve faster training and less memory usage. 137

138 139

2.2 VANILLA IMPLEMENTATION OF CONTRASTIVE LOSS

140 In contrastive learning, the objective is to learn an embedding space where similar samples (positive 141 pairs) are pulled closer, while dissimilar samples (negative pairs) are pushed away. A typical im-142 plementation, exemplified by CLIP (Radford et al., 2021), is depicted in Figure 2. The image and 143 text encoders are trained with contrastive loss after extracting features. For brevity, we only discuss image-to-text contrastive loss as an example in the following sections, since the implementation of 144 text-to-image contrastive loss is symmetric. Specifically, given a batch size of b and the in-batch 145 *c*-dimensional visual feature $I \in \mathbb{R}^{b \times c}$ and textual feature $T \in \mathbb{R}^{b \times c}$, the image-to-text contrastive 146 loss is defined as 147 $\mathcal{L}_I = -\frac{1}{b} \sum_{i=1}^b \log \frac{e^{x_{i,i}}}{\sum_{j=1}^b e^{x_{i,j}}}$

- 148
- 149

150 where $x_{i,i} = I_i \cdot T_j$ is the scaled cosine similarity between the *i*-th image and *j*-th text, and $x_{i,i}$ 151 represents the positive pair. Here, we omitted the temperature factor for simplicity.

(1)

152 The vanilla implementation first computes the similarity matrix $X \in \mathbb{R}^{b \times b} = I \cdot T'$ and stores it 153 in high-bandwidth memory (HBM). Afterward, softmax normalization followed by the calculation 154 of negative log-likelihood is applied to the similarity matrix. The memory required to store X and its normalized results scales as $\mathcal{O}(b^2)$, which can occupy a substantial amount of GPU memory 156 when b is large. Figure 2 gives an example of training ViT-B/16 with a batch size of 64k, using 157 model memory optimization techniques such as Gradient Cache (Gao et al., 2021; Pham et al., 158 2021). As can be seen, the GPU memory footprint of the model itself is only 5.24GB while the loss calculation still requires 66GB. This indicates that, with batch size scaling, the memory bottleneck 159 during training lies in the loss calculation. Although large batch sizes are necessary for improving model performance (Saunshi et al., 2019; Chen et al., 2022), the traditional implementation struggles 161 to support them due to excessive memory consumption in the loss calculation.

¹⁶² 3 METHOD

164 3.1 TILE-WISE CONTRASTIVE LEARNING

As discussed in Section 2.2, the root cause of the quadratic memory growth in the vanilla implementation is the full materialization of the similarity matrix X. To eliminate the memory cost, we first decompose the operations related to X from the loss function:

$$\mathcal{L}_{I} = -\frac{1}{b} \sum_{i=1}^{b} (x_{i,i} - \log \sum_{j=1}^{b} e^{x_{i,j}}) = -\frac{1}{b} \sum_{i=1}^{b} x_{i,i} + \frac{1}{b} \sum_{i=1}^{b} \log \sum_{j=1}^{b} e^{x_{i,j}},$$
(2)

where the spatial complexity of the first part is $\mathcal{O}(b)$, and for the second log-sum-exp (LSE) part, it is $\mathcal{O}(b^2)$. Based on this formulation, we introduce a tile-wise contrastive learning method that avoids the full materialization of X by iterative accumulation between tiles. The following sections provide a detailed formulation of the forward and backward processes.

Tile-Wise Forward. To reduce the dependency on storing X entirely, we adopt a tile-wise approach for calculating l. The process is show as below:

178 179

169 170 171

181 182

183

191

197

208 209

where n_r and n_c represent the number of tiles along the rows and columns, respectively. The computation proceeds by dividing X into multiple tiles, denoted as $X^{i,j}$, and then calculating the intermediate LSE values $l^{i,j} = \text{LSE}(X^{i,j})$ within each tile. The resulting LSE values from each column of tiles are then merged serially along the rows to obtain the final global LSE vector l.

To prevent numerical instability and overflow during the merging process, the following numerically stable operation is performed:

$$l^{i} \leftarrow l^{i} + \log(1 + e^{l^{i,j} - l^{i}}), \ j = 1, \dots, n_{c},$$
(4)

where the initial value of l^i is 0. In each iteration, the intermediate value $l^{i,j}$ is merged with l^i , and after processing all n_c tiles, the global LSE vector l is obtained.

During the computation of $LSE(X^{i,j})$, direct exponentiation can lead to numerical overflow. To address this, we compute $l^{i,j}$ using the following stabilized formulation:

$$l^{i,j} = \log \sum_{k} e^{X_{:,k}^{i,j}} = m^{i,j} + \log \sum_{k} e^{X_{:,k}^{i,j} - m^{i,j}},$$
(5)

where $m^{i,j} = \max_k X_{:,k}^{i,j}$ is a vector, with each element representing the maximum value of the corresponding row in $X^{i,j}$. This vector acts as a normalization factor, ensuring that the values inside the exponential function remain numerically stable.

This tile-wise approach significantly reduces the memory requirement by allowing each GPU to compute and store only a subset of the similarity matrix at any given time, rather than the entire $b \times b$ matrix. Additionally, this method facilitates scaling to larger batch sizes by enabling parallel computation of the tiles on multiple GPUs or across different nodes in a distributed system.

Tile-Wise Backward. According to the chain rule, the gradients w.r.t. I_i and T_j are

$$\frac{\partial \mathcal{L}_I}{\partial \mathbf{I}_i} = \sum_j \frac{\partial \mathcal{L}_I}{\partial x_{i,j}} \cdot \frac{\partial x_{i,j}}{\partial \mathbf{I}_i}, \quad \frac{\partial \mathcal{L}_I}{\partial \mathbf{T}_j} = \sum_i \frac{\partial \mathcal{L}_I}{\partial x_{i,j}} \cdot \frac{\partial x_{i,j}}{\partial \mathbf{T}_j}.$$
(6)

Taking the gradients w.r.t. I_i as an example, according to Equation 2, the complete formulation is

GPU 1

B X^{i,j}

GPU

GPU

Textual Features

Copy to SRAM

Compute LSE

Eq. (5)

Update LSE

Eq. (4)

 \downarrow

GPU 2 GPU 3

Text

Encode

Image

Encoder

In-GPU

Kernel

Copy to

SRAM

Kernel

Tiling

Feat

216 217 218

219 220







227



231

232 233

234

235

236

237

238 239

240

241

242

243

Figure 3: **Multi-level tiling strategy. Top**: for cross-GPU tiling, each GPU is assigned with multiple rows. The computation and the column-wise communication are performed asynchronously to reduce the cost. **Bottom**: for in-GPU tiling, the calculations in each GPU are further divided into tiles and the row-wise calculation is distributed to multiple CUDA cores. The accumulative operations of each row are merged into one kernel for reducing I/O times between SRAM and HBM.

Send &

Receive

Calculate LSE Algo. (2)

Update LSE

Eq. (4)

Textual Features

Copy to SRAM

 \downarrow

GPU 3 [†] GPU 1 [†] GPU 2

GPU 2

GPU 3 GPU 1

Textual Features

Copy to SRAM

From the formula, it can be seen that the second term requires the similarities $x_{i,j}$ with $\mathcal{O}(b^2)$ memory in common implementations, whether stored in the forward process or computed directly in the backward process. To tackle this, we apply the similar tile-based method as the forward process to compute the gradient. Specifically, we first store l, which has only b elements during forward propagation, and calculate the gradient w.r.t I_i by iterative accumulation in multiple tiles:

240

248 249

250 251

252

 $\boldsymbol{I}_{i}^{\prime} \leftarrow \boldsymbol{I}_{i}^{\prime} + e^{x_{i,j} - l_{i}} \cdot \boldsymbol{T}_{j}, \ j = 1, \dots, n_{c}, \\
\frac{\partial \mathcal{L}_{I}}{\partial \boldsymbol{I}_{i}} = -\frac{1}{b} \cdot \boldsymbol{T}_{i} + \frac{1}{b} \boldsymbol{I}_{i}^{\prime},$ (8)

Cross-GPU

Eq. (2)

Copy to HBM

LSE

Tiling

Loss

SE

where I'_i is a temporary variable for accumulation. The detailed algorithm is shown in Appendix.

3.2 MULTI-LEVEL TILING

The scaling of batch size is usually accompanied by the scaling of the number of GPUs. In order to fully utilize the parallelism between multiple GPUs while exploiting partially serial computation on a single GPU to reduce the memory cost, we propose a multi-level tiling method that distributes the above LSE calculation to coarse-grained cross-GPU tiles and fine-grained in-GPU tiles.

257 **Cross-GPU Tile.** As shown in Algorithm 1, in data parallel training with n GPUs, the *i*-th GPU 258 first processes a portion of images and texts to visual features $I^i \in \mathbb{R}^{b_s \times c}$ and textual features 259 $T^i \in \mathbb{R}^{b_s \times c}$, where $b_s = b/n$ is the batch size in one GPU. Then for the calculation of the contrastive 260 loss, we distribute computations of different rows to different GPUs and synchronize the columns between GPUs step-by-step, considering the row-wise characteristic. Specifically, the *i*-th GPU is 261 responsible for calculating $X^{i,i}$ and the corresponding l^i . For memory considerations, based on 262 the tiling strategy described in Section 3.1 where only one tile $X^{i,j}$ is computed at a time, $X^{i,i}$ is 263 further divided into $X^{i,j}$ for n step to calculate l^i following Equation 4, where the local LSE $l^{i,j}$ is 264 calculated by in-gpu tiling as described in the next part. 265

Moreover, since the computation of $X^{i,j}$ while $i \neq j$ requires the textual feature T^j stored in other GPUs, additional communication overhead is inevitable, especially as the number of GPUs grows. In order to reduce or even eliminate the communication overhead, we associate all GPUs with a ring topology, based on the idea of overlapping communication time and computation time overlap as much as possible. Concretely, starting with T^i , each GPU process sends the current textual 270 features to the next process and receives the textual features from the previous process using the ring 271 topology while computing Equation 4. In this way, the communication time cost is negligible when 272 it is greater than the computation time overhead.

273 274

288

289

290

291 292 293

295

296

297

298

299

300

301

302 303

Algorithm 1 Forward Process of Multi-level Tile-Wise Global LSE Calculation 275 **Require:** Number of GPUs n, in-memory visual features $I^i \in \mathbb{R}^{b_s \times c}$ and textual features $T^i \in$ 276 $\mathbb{R}^{b_s \times c}$ for each GPU. 1: for counter = 1 to n do 278 **Update LSE:** 2: 279 3: Each GPU computes the local LSE vector via Algorithm 2 with in-memory features. 4: Each GPU updates the LSE vector via Equation 4. 281 5: **Asynchronously Communication:** 282 6: Each GPU sends the in-memory textual feature to the next GPU in the ring. 283 7: Each GPU receives the textual feature from the previous GPU in the ring. 284 8: end for 9: Return the final LSE vector l_i for each GPU. 286 287

In-GPU Tile. With the cross-GPU tiling technique, the memory complexity becomes $\mathcal{O}(b_a^2)$ for directly storing $X^{i,j}$ where $b_s = b/n$. Since the number of GPU n is somehow limited, we further introduce in-GPU tiling to reduce the $\mathcal{O}(b_s^2)$ memory cost to $\mathcal{O}(b_s)$ for enabling further batch size scaling. Specifically, we first split $X = X^{i,j}$ into tiles:

$$\tilde{\boldsymbol{X}} = [\tilde{\boldsymbol{X}}^{i,j}], \ i = 1, \dots, \tilde{n}_r, \ j = 1, \dots, \tilde{n}_c,$$
(9)

where $\tilde{n}_r = \lfloor b/t_r \rfloor$ and $\tilde{n}_c = \lfloor b/t_c \rfloor$ and t_r and t_c is the row-wise and column-wise size of a tile. For implementation, we distribute rows to multiple CUDA cores to make full use of the parallel computing power of the GPU, and serial process the row-wise tiles in each kernel by applying Equation 5 and Equation 4 to $\tilde{X}^{i,j}$, as shown in Algorithm 2.

The iterative computation requires multiple memory access for variable l^i . To avoid expensive I/O from HBM to SRAM, we fuse the row-wise iterative calculation into one kernel. Specifically, l^i and $\bar{X}^{i,j}$ are allocated in SRAM. In this way, the image features are loaded to SRAM only once at beginning, and l^i is written to HBM only once in the end, as shown in Figure 3.

Algorithm 2 Forward Process of Tile-Wise Local LSE Calculation

304 305 **Require:** Visual features: $\tilde{I} \in \mathbb{R}^{b_s \times c}$ and textual features: $\tilde{T} \in \mathbb{R}^{b_s \times c}$, the row-wise and column-306 wise size of a tile: t_r and t_c . 307 1: Divide \vec{I} into \vec{I}^i , where $i = 1, 2, \ldots, \tilde{n}_r$. 308 2: Divide \tilde{T} into \tilde{T}^{j} , where $j = 1, 2, \ldots, \tilde{n}_{c}$. 309 3: parallel for each \tilde{I}^i do 310 Load \tilde{I}^i from HBM to on-chip SRAM. 4: 311 Initialize $l^i = \mathbf{0} \in \mathbb{R}^{t_r}$. 5: 312 for j = 1 to \tilde{n}_r do 6: 313 Load \tilde{T}_i from HBM to on-chip SRAM. 7: 314 On chip, compute $\tilde{X}^{i,j} = \tilde{I}^i \cdot \tilde{T}^{j'} \in \mathbb{R}^{t_r \times t_c}$. 8: 315 On chip, calculate tile LSE $\tilde{l}^{i,j}$ based on Equation 5: 9: 316 $\tilde{l}^{i,j} = \tilde{m}^{i,j} + \text{LSE}(\tilde{X}^{i,j} - \tilde{m}^{i,j}), \text{ where } \tilde{m}^{i,j} = \text{rowmax}(\tilde{X}^{i,j}).$ 10: 317 On chip, update LSE \tilde{l}^i based on Equation 4: 11: 318 $\tilde{\boldsymbol{l}}^i \leftarrow \tilde{\boldsymbol{l}}^i + \log(1 + \exp(\tilde{\boldsymbol{l}}^{i,j} - \tilde{\boldsymbol{l}}^i)).$ 12: 319 end for 13: 320 14: Write l^i to HBM. 321 15: end parallel for 322 16: Return *l*. 323

Model	Loss (Peak) Memory Cost (GB)							
WIOdel	32k	64k	128k	256k	1024k			
$8 \times A800 \ (\approx 8 \times 80 GB)$								
CLIP	16.67 (46.40)	66.11 (77.94)	×	×	×			
OpenCLIP	2.27 (43.97)	8.63 (46.38)	33.64 (51.23)	×	×			
Inf-CL	0.18 (44.20)	0.36 (46.63)	0.72 (51.46)	1.45 (61.13)	×			
Inf-CL*	0.18 (42.40)	0.36 (42.49)	0.72 (42.69)	1.45 (43.07)	6.53 (45.40)			
$32 \times A800 \ (\approx 32 \times 80GB)$								
CLIP	16.66 (42.85)	66.11 (75.52)	×	×	×			
OpenCLIP	0.71 (42.46)	2.45 (43.06)	8.98 (44.26)	34.35 (46.71)	×			
Inf-CL	0.05 (42.48)	0.09 (43.08)	0.18 (44.30)	0.35 (46.71)	1.44 (61.20)			

Table 1: Training Memory Cost Across Different Hardware and Batch Sizes. Experiments utilize Data Parallelism with Automatic Mixed Precision for efficient distributed training. The baselines include the *Vanilla loss* (CLIP) and *Local loss* (OpenCLIP). To minimize memory consumption, Gradient Cache is adopted, with an accumulation batch size of 128. * indicates the use of the data offload strategy, which reduces memory usage by transferring only a small data batch from CPU to GPU during each accumulation step. X denotes cases where the baseline exceeds the hardware memory limit for a given batch size, making training infeasible. Memory cost is evaluated using the ViT-L/14 architecture and the AdamW optimizer.

4 EXPERIMENTS

4.1 EXPERIMENTAL SETTINGS

Dataset and Data Processing. We assess the effectiveness of our Inf-CL on Laion400M dataset (Schuhmann et al., 2021) where we used 280M (out of 400M) samples for training due to the unavailability of images in the remaining samples. Images undergo preprocessing using RandomResizedCrop with a crop ratio of [0.75, 1.33] and a scale of [0.08, 1.0].

Training Hyperparameters. A modified AdaFactor optimizer (Shazeer & Stern, 2018) is employed for training, following the settings of ViT-g (Zhai et al., 2022a). The optimizer is configured with a learning rate of 1×10^{-3} , weight decay of 1×10^{-4} , and coefficients $\beta_1 = 0.9$ and $\beta_2 = 0.95$ (Zhai et al., 2023). Training spans 8 epochs, using a cosine learning rate schedule with a linear warm-up during the first 0.5 epoch.

Implementation Details. For distributed training, we employ Data Parallelism (Li et al., 2020) with Automatic Mixed Precision (float16)(Micikevicius et al., 2017). To support larger batch sizes, we adopt Gradient Cache (Gao et al., 2021) which decouples contrastive loss computation from the model's forward and backward passes. Consequently, the peak memory cost per iteration, M_{peak} , is calculated as:

$$M_{peak} \approx M_{data} + \max(M_{loss}, M_{backbone}), \tag{10}$$

where M_{data} is the memory for data, M_{loss} is for loss computation, and $M_{backbone}$ is for the model's forward and backward operations.

Baselines. We compare our method against two baselines: the *vanilla loss* from CLIP and the *local loss* from OpenCLIP/DisCo-CLIP. The *vanilla loss* computes a $b \times b$ similarity matrix by gathering both row and column features from all GPUs, while the *local loss* requires only column features to calculate a $b/n \times b$ similarity matrix, where b and n are the batch size and the number of GPUs.

373

366

338

339

340

341

342

343

344

345 346 347

348 349

350

374 4.2 COST ANALYSIS375

Our method, as detailed in Section 3.2, divides the calculation of contrastive loss into tiles and distributes them across different GPUs and GPU kernels. To rigorously assess its memory efficiency, we compare our approach with previous methods like CLIP and OpenCLIP by evaluating "Memory

Budget	Maximum	Batch Size (Loss M	Improvement	
Dudget	CLIP OpenCLIP Inf-CL		(Ours / Sota)	
8×A800	68k (74.39 GB)	172k (59.95 GB)	800k (3.01 GB)	4.65 (800k/172k)
32×A800	68k (74.39 GB)	360k (66.29 GB)	3456k (3.27 GB)	9.60 (3456k/360k)
		ViT-L	/14	
8×A800	64k (66.11 GB)	152k (47.23 GB)	448k (2.52 GB)	2.94 (448k/152k)
32×A800	64k (66.11 GB)	352k (64.13 GB)	2048k (2.89 GB)	5.82 (2048k/256k)
		<i>ViT-L/14</i> w/ d	ata offload	
8×A800	64k (66.11 GB)	184k (69.10 GB)	4096k (26.12 GB)	22.26 (4096k/184k)
32×A800	64k (66.11 GB)	368k (64.13 GB)	12288k (19.59 GB)	33.39 (12288k/368k)

Table 2: **Maximum batch size** for model training using different hardware and contrastive loss methods. The training setting of this experiment is aligned with Table 1.



Figure 4: **Training Speed of ViT-L/14 CLIP on 8**×**A800 for Varying Batch Sizes.** The left figure shows the time per iteration step, while the right displays the time per epoch. Loss calculation contributes minimally to the total iteration time, making Inf-CL's iteration time comparable to previous methods. Furthermore, the iteration time of Inf-CL scales linearly with batch size, leading to a stable training duration of approximately 59 hours per epoch.

414 Consumption", "Max Supported Batch Size" and "Speed" across various model architectures and
415 hardware settings. The effective memory cost is determined by peak memory (Equation 10), which
416 is the maximum memory needed during an iteration.

Memory Consumption. To illustrate the memory efficiency of Inf-CL, we compared it to previous methods using the same batch size. Table 1 shows that for loss calculation, Inf-CL requires signifi-cantly less memory than its predecessors. Specifically, with a batch size of 128k on 8×A800, Inf-CL only consumes 0.72 GB, whereas OpenCLIP requires 33.64 GB. However, while the memory cost of loss calculation with Inf-CL is minimal, peak memory usage still increases rapidly with batch size due to growing data memory, as discussed in "Max Supported Batch Size." By integrating Inf-CL with "data offload", we can mitigate this memory increase, enabling us to train a ViT-L/14 model with a batch size of 1024k on $8 \times A800$.

Maximum Batch Size. We compare the maximum batch size of Inf-CL with those of previous ap-426 proaches under various model architectures (ViT-B/16 or ViT-L/14) and training budgets (8×A800 427 or $32 \times A800$). As shown in Table 2. Inf-CL significantly outperforms previous SOTA methods, 428 achieving improvements of $4.65 \times$ for ViT-B/16 on 8×A800, which is further increased to $9.60 \times$ 429 when using $32 \times A800$. Notably, as we scale up the model size, the improvements decrease; for in-430 stance, from 4.65 to 2.94 when changing from ViT-B/16 to ViT-L/14. To understand this trend, we 431 analyze peak memory usage. Since Inf-CL has negligible memory requirements, peak memory is 432 primarily driven by $M_{backbone} + M_{data}$. $M_{backbone}$ is constant, meaning the rapid growth in peak

432	Method (Batch Size)		ImageNet				MSCOCO R@1	
433			Validation	v2	ObjectNet	OOD	$I {\rightarrow} T$	$T {\rightarrow} I$
435	Vanilla	(64K)	74.74	65.30	46.31	66.13	25.71	44.31
436	OpenCLIP	(64K)	74.86	65.22	46.29	66.75	25.98	44.02
437	Inf-CL	(64K)	74.93	65.27	46.13	66.77	26.01	43.95
438	Inf-CL	(256K)	75.12	65.12	46.44	67.15	25.90	44.61
439	Inf-CL (1024K)	73.58	63.87	44.55	64.60	24.53	41.58

Table 3: **Performance Verification.** The training strategies is consistent with Table 2. We choose ViT-B/16 as the model architecture and adopt LiT strategy like Table 4. We evaluate zero-shot top-1 classification accuracy on several data sets, e.g., ImageNet-Validation Deng et al. (2009), ImageNet-v2 (Recht et al., 2019), ObjectNet (Barbu et al., 2019) and ImageNet-OOD (Hendrycks et al., 2021). We also evaluate zero-shot image-text top-1 retrieval accuracy on MSCOCO (Chen et al., 2015).

Cross GPU In GPU	Data	Loss		Backbone	Peak	ImageNet	
	Memory	Complexity	Memory	Memory	Memory	imagervet	
(Vanilla)	1.96	$\mathcal{O}(b^2)$	66.21	8.26	69.24	74.82	
(OpenCLIP)	1.96	$\mathcal{O}(b^2/n)$	16.96	8.26	20.79	74.86	
 ✓ 	1.96	$\mathcal{O}(b^2/n^2)$	4.81	8.26	12.30	74.78	
 ✓ 	1.96	$\mathcal{O}(b/n^2)$	0.81	8.26	12.30	74.93	

Table 4: Ablation Study of Multi-level Tiling Strategy. The training strategies is consistent with Table 2, using the ViT-B/16 architecture. To reduce memory consumption and expedite experimentation, we freeze the image encoder and load pretrained weights as done in LiT. The global batch size is fixed at 64k with an accumulation batch size of 256 per GPU. These experiments are conducted on $4 \times A800$ (80G) GPUs. "Complexity" denotes the space complexity of loss calculation. *b* denotes batch size, while *n* denotes the number of GPUs.

463 memory is mainly due to increased M_{data} . Since ViT-L/14 has a larger $M_{backbone}$, the remaining 464 memory can accommodate only a smaller batch size for M_{data} . To address this issue, we implement 465 "data offload", which allows us to load only a small batch of data onto the GPU for each accumula-466 tion step, effectively stabilizing the data memory usage. Therefore, by combining data offload with 467 our Inf-CL, we can scale the batch size to over 10M on $32 \times A800$.

Training Speed. We compare the training speed of our Inf-CL with previous methods. As shown in Figure 4, using Inf-CL to train ViT-L/14 on 8×A800 has almost the same speed as previous methods. Even when increasing batch size beyond the limits of previous methods, Inf-CL maintains a linear increase in iteration time, with one epoch consistently taking about 59 hours. Combining training speed results with memory cost results demonstrates that our Inf-CL has superior memory efficiency, while only introducing a little additional time cost (extra analysis in Appendix A.2).

4.3 PERFORMANCE ANALYSIS

In this section, we investigate whether introducing Inf-CL negatively affects CLIP performance
and whether increasing batch size with Inf-CL enhances performance. Due to the limit of GPU
resources, we utilize the ViT-B/16 with Bert-Base (Devlin, 2018). We follow the training strategy
of LiT (Zhai et al., 2022b) to freeze the visual backbone and use the pre-trained weights instead.

Performance Verification. We evaluate CLIP models trained with different loss implementations, with the results presented in Table 3. As shown, under the same batch size, our Inf-CL performs similarly to previous methods, with performance differences falling within the error margin, confirming that our design incurs no precision loss in the loss calculations. Furthermore, the results indicate that increasing the batch size within a certain range yields performance enhancements, thereby underscoring the significance of our method for helping scale the batch size. However, under our

experimental conditions, we currently observe that an excessively large batch size—previously unexamined in the literatures—results in suboptimal performance. This may be attributed to factors
such as unoptimized hyperparameters, inadequate training iterations, or constraints related to data
size (for a comprehensive analysis, see Appendix A.3). Since our work mainly focus on how to
enable large batch size training, these factors warrant further investigation in future work.

491 Ablation Study. We ablate multi-level tiling in Table 4 and show that our designs incur no precision 492 loss in loss calculations. This allows arbitrary combinations to achieve nearly the same zero-shot 493 classification accuracy (about 74.8% on ImageNet for 64k batch size), while significantly reducing 494 memory costs. According to the Equation 10, their M_{peak} is decided by $M_{backbone} + M_{data}$ rather 495 than $M_{loss} + M_{data}$ as in prior methods. For complexity analysis, Cross-GPU tiling is $\mathcal{O}(b^2/n^2)$, 496 resulting in a memory cost that is 1/n of OpenCLIP (16.96/4.81 \approx 4 in Table 4). Based on it, 497 introducing In-GPU tiling can further reduce memory cost and make the growth of memory cost linear, i.e., $\mathcal{O}(b^2/n^2) \to \mathcal{O}(b/n^2)$. 498

499 500

501

5 RELATED WORK

502 **Contrastive Learning:** The core idea of contrastive learning is to learn better representations by distinguishing between positive and negative pairs of samples (van den Oord et al., 2018; Chen et al., 504 2020b). This approach demonstrates strong effectiveness across diverse tasks, as the nature of the 505 paired samples varies depending on the specific application. In image foundation models, such as 506 SimCLR (Chen et al., 2020a) and MoCo (He et al., 2020), positive pairs are created by augmenting 507 the same image in different ways. For cross-modal retrieval, as exemplified by CLIP (Radford et al., 508 2021) and ALIGN (Jia et al., 2021), the positive pairs consist of aligned image and text samples. 509 Similarly, for dense text retrieval (Karpukhin et al., 2020; Wang et al., 2022; Zhang et al., 2022), the positive pairs are composed of query and document pairs. Several works improve contrastive 510 learning performance by enhancing dataset quality, modifying the loss function, or refining negative 511 sample selection (Vasu et al., 2024; Zhai et al., 2023; Zhang et al., 2023). Moreover, several studies, 512 both empirical and theoretical, have demonstrated from various perspectives that larger batch sizes 513 contribute to learning better representations (Saunshi et al., 2019; Chen et al., 2022). Due to the 514 quadratic growth of memory usage with batch size in classical contrastive loss, most existing studies 515 have stopped scaling their batch sizes to 128k, even when leveraging hundreds of GPUs (Radford 516 et al., 2021; Jia et al., 2021; Yang et al., 2022). 517

Memory-efficient Training: As deep learning models continue to grow in size and complexity, the 518 demand for computational resources, particularly GPU memory, has increased significantly. Tech-519 niques such as Gradient Checkpointing (Sohoni et al., 2022) recompute activations during back-520 propagation to save memory at the expense of additional computation. Flash Attention (Dao et al., 521 2022) reduces memory overhead by computing attention in blocks without storing large interme-522 diate states. Ring Attention (Liu et al., 2023) distributes long sequence activations across multiple 523 devices, overlapping computation and communication to train sequences far longer than previous 524 methods. For contrastive learning, GradCache (Gao et al., 2021) and BASIC (Pham et al., 2021) in-525 troduce a gradient caching technique that decouples backpropagation between contrastive loss and the encoder, which reduces memory usage in the model by accumulating gradients per mini-batch. 526 OpenCLIP (Ilharco et al., 2021) and DisCo-CLIP (Chen et al., 2023) reducing memory consumption 527 by distributing the computation of contrastive loss across multiple GPUs. 528

529 530

6 CONCLUSION

531 532

This paper addresses the GPU memory bottleneck in scaling batch sizes for contrastive loss. To overcome the quadratic memory consumption resulting from the full instantiation of the similarity matrix, we proposed a tile-based computation strategy that partitions the calculation into smaller blocks, thus avoiding full matrix materialization. Furthermore, we introduced a multi-level tiling strategy that leverages ring-based communication and fused kernels to optimize synchronization and minimize I/O overhead. Our experiments demonstrated that our method scales contrastive loss batch sizes to unprecedented levels without compromising accuracy or training speed. This approach marks a significant advancement in large-scale contrastive learning, shedding light on further developments in areas such as self-supervised learning and dense text retrieval.

540 REFERENCES

583

- Andrei Barbu, David Mayo, Julian Alverio, William Luo, Christopher Wang, Dan Gutfreund, Josh
 Tenenbaum, and Boris Katz. Objectnet: A large-scale bias-controlled dataset for pushing the
 limits of object recognition models. Advances in neural information processing systems, 32,
 2019.
- Changyou Chen, Jianyi Zhang, Yi Xu, Liqun Chen, Jiali Duan, Yiran Chen, Son Tran, Belinda Zeng, and Trishul Chilimbi. Why do we need large batchsizes in contrastive learning? A gradient-bias perspective. In Sanmi Koyejo, S. Mohamed, A. Agarwal, Danielle Belgrave, K. Cho, and A. Oh (eds.), Advances in Neural Information Processing Systems 35: Annual Conference on Neural Information Processing Systems 2022, NeurIPS 2022, New Orleans, LA, USA, November 28 - December 9, 2022, 2022. URL http://papers.nips.cc/paper_files/paper/2022/ hash/db174d373133dcc6bf83bc98e4b681f8-Abstract-Conference.html.
- Ting Chen, Simon Kornblith, Mohammad Norouzi, and Geoffrey E. Hinton. A simple framework
 for contrastive learning of visual representations. *CoRR*, abs/2002.05709, 2020a. URL https:
 //arxiv.org/abs/2002.05709.
- Ting Chen, Simon Kornblith, Kevin Swersky, Mohammad Norouzi, and Geoffrey E Hinton. Big
 self-supervised models are strong semi-supervised learners. *Advances in neural information processing systems*, 33:22243–22255, 2020b.
- Xinlei Chen, Hao Fang, Tsung-Yi Lin, Ramakrishna Vedantam, Saurabh Gupta, Piotr Dollár, and C Lawrence Zitnick. Microsoft coco captions: Data collection and evaluation server. *arXiv* preprint arXiv:1504.00325, 2015.
- Yihao Chen, Xianbiao Qi, Jianan Wang, and Lei Zhang. Disco-clip: A distributed contrastive loss
 for memory efficient clip training, 2023. URL https://arxiv.org/abs/2304.08480.
- Tri Dao, Daniel Y. Fu, Stefano Ermon, Atri Rudra, and Christopher Ré. Flashattention: Fast and memory-efficient exact attention with io-awareness, 2022. URL https://arxiv.org/abs/ 2205.14135.
- Jia Deng, Wei Dong, Richard Socher, Li-Jia Li, Kai Li, and Li Fei-Fei. Imagenet: A large-scale hier archical image database. In 2009 IEEE Conference on Computer Vision and Pattern Recognition,
 pp. 248–255, 2009. doi: 10.1109/CVPR.2009.5206848.
- Jacob Devlin. Bert: Pre-training of deep bidirectional transformers for language understanding.
 arXiv preprint arXiv:1810.04805, 2018.
- Luyu Gao, Yunyi Zhang, Jiawei Han, and Jamie Callan. Scaling deep contrastive learning batch size under memory limited setup, 2021. URL https://arxiv.org/abs/2101.06983.
- 577 Tianyu Gao, Xingcheng Yao, and Danqi Chen. Simcse: Simple contrastive learning of sentence
 578 embeddings, 2022. URL https://arxiv.org/abs/2104.08821.
- ⁵⁷⁹
 ⁵⁸⁰ Rohit Girdhar, Alaaeldin El-Nouby, Zhuang Liu, Mannat Singh, Kalyan Vasudev Alwala, Armand Joulin, and Ishan Misra. Imagebind: One embedding space to bind them all. In *Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition*, pp. 15180–15190, 2023.
 - P Goyal. Accurate, large minibatch sg d: training imagenet in 1 hour. *arXiv preprint arXiv:1706.02677*, 2017.
- Raia Hadsell, Sumit Chopra, and Yann LeCun. Dimensionality reduction by learning an invariant mapping. In 2006 IEEE computer society conference on computer vision and pattern recognition (CVPR'06), pp. 1735–1742, 2006.
- Kaiming He, Haoqi Fan, Yuxin Wu, Saining Xie, and Ross Girshick. Momentum contrast for unsupervised visual representation learning, 2020. URL https://arxiv.org/abs/1911. 05722.
- Dan Hendrycks, Kevin Zhao, Steven Basart, Jacob Steinhardt, and Dawn Song. Natural adversarial
 examples. In *Proceedings of the IEEE/CVF conference on computer vision and pattern recognition*, pp. 15262–15271, 2021.

621

- Elad Hoffer, Itay Hubara, and Daniel Soudry. Train longer, generalize better: closing the general ization gap in large batch training of neural networks. Advances in neural information processing systems, 30, 2017.
- Gabriel Ilharco, Mitchell Wortsman, Ross Wightman, Cade Gordon, Nicholas Carlini, Rohan Taori,
 Achal Dave, Vaishaal Shankar, Hongseok Namkoong, John Miller, Hannaneh Hajishirzi, Ali
 Farhadi, and Ludwig Schmidt. Openclip, July 2021. URL https://doi.org/10.5281/
 zenodo.5143773. If you use this software, please cite it as below.
- Chao Jia, Yinfei Yang, Ye Xia, Yi-Ting Chen, Zarana Parekh, Hieu Pham, Quoc V. Le, Yun-Hsuan Sung, Zhen Li, and Tom Duerig. Scaling up visual and vision-language representation learning with noisy text supervision. In Marina Meila and Tong Zhang (eds.), *Proceedings of the 38th International Conference on Machine Learning, ICML 2021, 18-24 July 2021, Virtual Event,* volume 139 of *Proceedings of Machine Learning Research*, pp. 4904–4916. PMLR, 2021. URL http://proceedings.mlr.press/v139/jia21b.html.
- Jared Kaplan, Sam McCandlish, Tom Henighan, Tom B. Brown, Benjamin Chess, Rewon Child,
 Scott Gray, Alec Radford, Jeffrey Wu, and Dario Amodei. Scaling laws for neural language
 models. *CoRR*, abs/2001.08361, 2020. URL https://arxiv.org/abs/2001.08361.
- Vladimir Karpukhin, Barlas Oğuz, Sewon Min, Patrick Lewis, Ledell Wu, Sergey Edunov, Danqi
 Chen, and Wen tau Yih. Dense passage retrieval for open-domain question answering, 2020. URL
 https://arxiv.org/abs/2004.04906.
- Shen Li, Yanli Zhao, Rohan Varma, Omkar Salpekar, Pieter Noordhuis, Teng Li, Adam Paszke, Jeff
 Smith, Brian Vaughan, Pritam Damania, et al. Pytorch distributed: Experiences on accelerating data parallel training. *arXiv preprint arXiv:2006.15704*, 2020.
- Hao Liu, Matei Zaharia, and Pieter Abbeel. Ring attention with blockwise transformers for near infinite context, 2023. URL https://arxiv.org/abs/2310.01889.
- Huaishao Luo, Lei Ji, Ming Zhong, Yang Chen, Wen Lei, Nan Duan, and Tianrui Li. Clip4clip: An
 empirical study of clip for end to end video clip retrieval and captioning. *Neurocomputing*, 508: 293–304, 2022.
- Paulius Micikevicius, Sharan Narang, Jonah Alben, Gregory Diamos, Erich Elsen, David Garcia, Boris Ginsburg, Michael Houston, Oleksii Kuchaiev, Ganesh Venkatesh, et al. Mixed precision training. *arXiv preprint arXiv:1710.03740*, 2017.
- Aaron van den Oord, Yazhe Li, and Oriol Vinyals. Representation learning with contrastive predictive coding. *arXiv preprint arXiv:1807.03748*, 2018.
- Hieu Pham, Zihang Dai, Golnaz Ghiasi, Kenji Kawaguchi, Hanxiao Liu, Adams Wei Yu, Jiahui Yu,
 Yi-Ting Chen, Minh-Thang Luong, Yonghui Wu, et al. Combined scaling for open-vocabulary
 image classification. *arXiv preprint arXiv:2111.10050*, 1(2):4, 2021.
- Alec Radford, Jong Wook Kim, Chris Hallacy, Aditya Ramesh, Gabriel Goh, Sandhini Agarwal, Girish Sastry, Amanda Askell, Pamela Mishkin, Jack Clark, Gretchen Krueger, and Ilya
 Sutskever. Learning transferable visual models from natural language supervision, 2021. URL
 https://arxiv.org/abs/2103.00020.
- Benjamin Recht, Rebecca Roelofs, Ludwig Schmidt, and Vaishaal Shankar. Do imagenet classifiers generalize to imagenet? In *International conference on machine learning*, pp. 5389–5400. PMLR, 2019.
- Nikunj Saunshi, Orestis Plevrakis, Sanjeev Arora, Mikhail Khodak, and Hrishikesh Khandeparkar.
 A theoretical analysis of contrastive unsupervised representation learning. In Kamalika Chaudhuri
 and Ruslan Salakhutdinov (eds.), *Proceedings of the 36th International Conference on Machine Learning, ICML 2019, 9-15 June 2019, Long Beach, California, USA*, volume 97 of *Proceedings*of Machine Learning Research, pp. 5628–5637. PMLR, 2019. URL http://proceedings.mlr.press/v97/saunshi19a.html.

- Christoph Schuhmann, Richard Vencu, Romain Beaumont, Robert Kaczmarczyk, Clayton Mullis, Aarush Katta, Theo Coombes, Jenia Jitsev, and Aran Komatsuzaki. Laion-400m: Open dataset of clip-filtered 400 million image-text pairs. *arXiv preprint arXiv:2111.02114*, 2021.
- Noam Shazeer and Mitchell Stern. Adafactor: Adaptive learning rates with sublinear memory cost. In *International Conference on Machine Learning*, pp. 4596–4604. PMLR, 2018.
- Nimit S. Sohoni, Christopher R. Aberger, Megan Leszczynski, Jian Zhang, and Christopher Ré.
 Low-memory neural network training: A technical report, 2022. URL https://arxiv.org/ abs/1904.10631.
 - Aäron van den Oord, Yazhe Li, and Oriol Vinyals. Representation learning with contrastive predictive coding. CoRR, abs/1807.03748, 2018. URL http://arxiv.org/abs/1807.03748.
- Pavan Kumar Anasosalu Vasu, Hadi Pouransari, Fartash Faghri, Raviteja Vemulapalli, and Oncel
 Tuzel. Mobileclip: Fast image-text models through multi-modal reinforced training. In *Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition*, pp. 15963–15974, 2024.
 - Liang Wang, Nan Yang, Xiaolong Huang, Binxing Jiao, Linjun Yang, Daxin Jiang, Rangan Majumder, and Furu Wei. Text embeddings by weakly-supervised contrastive pre-training. *arXiv* preprint arXiv:2212.03533, 2022.
- Lilian Weng. Contrastive representation learning. *lilianweng.github.io*, May 2021. URL https: //lilianweng.github.io/posts/2021-05-31-contrastive/.
- An Yang, Junshu Pan, Junyang Lin, Rui Men, Yichang Zhang, Jingren Zhou, and Chang Zhou. Chinese clip: Contrastive vision-language pretraining in chinese. *arXiv preprint arXiv:2211.01335*, 2022.
- Kiaohua Zhai, Alexander Kolesnikov, Neil Houlsby, and Lucas Beyer. Scaling vision transformers.
 In *Proceedings of the IEEE/CVF conference on computer vision and pattern recognition*, pp. 12104–12113, 2022a.
- Kiaohua Zhai, Xiao Wang, Basil Mustafa, Andreas Steiner, Daniel Keysers, Alexander Kolesnikov, and Lucas Beyer. Lit: Zero-shot transfer with locked-image text tuning. In *Proceedings of the IEEE/CVF conference on computer vision and pattern recognition*, pp. 18123–18133, 2022b.
- Kiaohua Zhai, Basil Mustafa, Alexander Kolesnikov, and Lucas Beyer. Sigmoid loss for language
 image pre-training. In *Proceedings of the IEEE/CVF International Conference on Computer Vision*, pp. 11975–11986, 2023.
- Hang Zhang, Yeyun Gong, Yelong Shen, Jiancheng Lv, Nan Duan, and Weizhu Chen. Adversar ial retriever-ranker for dense text retrieval. In *The Tenth International Conference on Learning Representations, ICLR 2022, Virtual Event, April 25-29, 2022.* OpenReview.net, 2022. URL
 https://openreview.net/forum?id=MR7XubKUFB.
 - Hang Zhang, Yeyun Gong, Xingwei He, Dayiheng Liu, Daya Guo, Jiancheng Lv, and Jian Guo. Noisy pair corrector for dense retrieval. *arXiv preprint arXiv:2311.03798*, 2023.
- 694 695

658

659

665

666

667

680

688

689

- 696
- 697
- 698
- 699
- 700
- 701

Ale	orithm 3 Backward Process of Multi-level Tile-Wise Global LSE Calculation
Po	quire: Number of CPUs n sayed intermediate variables from the forward pass: in n
NC	visual features $I^i \in \mathbb{R}^{b_s \times c}$ and textual features $T^i \in \mathbb{R}^{b_s \times c}$ for each GPU global LSE.
	$l^i \in \mathbb{R}^{b_s}$.
1:	Initialize vector: $dI^i = 0 \in \mathbb{R}^{b_s \times c}$, $dT_{cache} = 0 \in \mathbb{R}^{b_s \times c}$ on each GPU _i .
2:	for $j = 1$ to n do
3:	Asynchronously Text Feature Communication:
4:	Each GPU sends in-memory textual feature to the next GPU and receive the textual
_	feature from the previous GPU in the ring.
5:	Backward Calculation:
0: 7.	Index of current text feature the for each GPU: $k = (i + j - 1) \mod n$ Call Algorithm 4 with $(I^i T^k I^i)$ obtaining gradients dI^i and dT^k
7. o.	Undete gradiente $dI_{i}^{i} = dI_{i}^{i}$
0.	Update gradients $dT += dT_{temp}$.
9: 10.	Update gradients $aI_{cache} += aI_{temp}^{*}$.
10.	Each GPU sends in-memory dT , to the next GPU in the ring
12:	Each GPU receive the gradient feature from the previous GPU and write to dT_{control}
13:	end for
14:	$dT^i = dT_{ ext{cache}}$ in each GPU.
15: Alg Re	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$.
15: Alg Rec	Return the gradients dI^i , dT^i for each GPU. corithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i_i , where $i = 1, 2,, \tilde{n}_r$.
15: Alg Rec 1: 2:	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{T} into \tilde{T}^j , where $j = 1, 2,, \tilde{n}_c$.
15: Alg Rec 1: 2: 3:	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$.
15: Alg Rec 1: 2: 3: 4:	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{T} into \tilde{T}^j , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Initialize gradients vectors: $d\tilde{I} \in \mathbb{R}^{t_r \times c}$ and $d\tilde{T} \in \mathbb{R}^{t_c \times c}$.
15: Alg Rec 1: 2: 3: 4: 5:	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{T}^j , where $j = 1, 2,, \tilde{n}_c$. Divide \tilde{l} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Initialize gradients vectors: $d\tilde{I} \in \mathbb{R}^{t_r \times c}$ and $d\tilde{T} \in \mathbb{R}^{t_c \times c}$. for each \tilde{I}^i do
15: Alg Rec 1: 2: 3: 4: 5: 6: 7	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{I}^j , where $j = 1, 2,, \tilde{n}_c$. Divide \tilde{l} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Initialize gradients vectors: $d\tilde{I} \in \mathbb{R}^{t_r \times c}$ and $d\tilde{T} \in \mathbb{R}^{t_c \times c}$. for each \tilde{I}^i do Load \tilde{I}^i and \tilde{l}^i from HBM to on-chip SRAM. Initialize $d\tilde{I}^i = 0$ $\in \mathbb{R}^{t_r \times c}$
15: Alg Rec 1: 2: 3: 4: 5: 6: 7: 8:	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{l} into \tilde{l}^i , where $i = 1, 2,, \tilde{n}_r$. Initialize gradients vectors: $d\tilde{I} \in \mathbb{R}^{t_r \times c}$ and $d\tilde{T} \in \mathbb{R}^{t_c \times c}$. for each \tilde{I}^i do Load \tilde{I}^i and \tilde{l}^i from HBM to on-chip SRAM. Initialize $d\tilde{I}^i = 0 \in \mathbb{R}^{t_r \times c}$.
15: Alg Rec 1: 2: 3: 4: 5: 6: 7: 8: 9:	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{T}^j , where $j = 1, 2,, \tilde{n}_r$. Divide \tilde{l} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Initialize gradients vectors: $d\tilde{I} \in \mathbb{R}^{t_r \times c}$ and $d\tilde{T} \in \mathbb{R}^{t_c \times c}$. for each \tilde{I}^i do Load \tilde{I}^i and \tilde{l}^i from HBM to on-chip SRAM. Initialize $d\tilde{I}^i = 0 \in \mathbb{R}^{t_r \times c}$. for $j = 1$ to $[b//t_c]$ do Load \tilde{T}^j from HBM to on-chip SRAM.
15: Alg Ree 1: 2: 3: 4: 5: 6: 7: 8: 9: 10	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{T}^j , where $j = 1, 2,, \tilde{n}_c$. Divide \tilde{l} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Initialize gradients vectors: $d\tilde{I} \in \mathbb{R}^{t_r \times c}$ and $d\tilde{T} \in \mathbb{R}^{t_c \times c}$. for each \tilde{I}^i do Load \tilde{I}^i and \tilde{l}^i from HBM to on-chip SRAM. Initialize $d\tilde{I}^i = 0 \in \mathbb{R}^{t_r \times c}$. for $j = 1$ to $[b//t_c]$ do Load \tilde{T}^j from HBM to on-chip SRAM. On whip, compute $\tilde{X}^{i,j} = \tilde{I}^i = \tilde{T}^{j'} \in \mathbb{R}^{t_r \times t_r}$.
15: Alg Ree 1: 2: 3: 4: 5: 6: 7: 8: 9: 10:	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{I}^j , where $j = 1, 2,, \tilde{n}_r$. Divide \tilde{l} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Initialize gradients vectors: $d\tilde{I} \in \mathbb{R}^{t_r \times c}$ and $d\tilde{T} \in \mathbb{R}^{t_c \times c}$. for each \tilde{I}^i do Load \tilde{I}^i and \tilde{l}^i from HBM to on-chip SRAM. Initialize $d\tilde{I}^i = 0 \in \mathbb{R}^{t_r \times c}$. for $j = 1$ to $[b//t_c]$ do Load \tilde{T}^j from HBM to on-chip SRAM. On chip, compute $\tilde{X}^{i,j} = \tilde{I}^i \cdot \tilde{T}^{j'} \in \mathbb{R}^{t_r \times t_c}$.
15: Alg Re 1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 11: 12: 11: 12: 12: 11: 12: 12	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{T}^j , where $j = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Initialize gradients vectors: $d\tilde{I} \in \mathbb{R}^{t_r \times c}$ and $d\tilde{T} \in \mathbb{R}^{t_c \times c}$. for each \tilde{I}^i do Load \tilde{I}^i and \tilde{l}^i from HBM to on-chip SRAM. Initialize $d\tilde{I}^i = 0 \in \mathbb{R}^{t_r \times c}$. for $j = 1$ to $[b//t_c]$ do Load \tilde{T}^j from HBM to on-chip SRAM. On chip, compute $\tilde{X}^{i,j} = \tilde{I}^i \cdot \tilde{T}^{j'} \in \mathbb{R}^{t_r \times t_c}$. On chip, compute $d\tilde{X}^{i,j} = \exp(\tilde{X}^{i,j} - \tilde{l}^i) \in \mathbb{R}^{t_r \times t_c}$.
15: Alg Re 1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 12: 12: 10: 11: 12: 10: 11: 12: 10: 11: 10: 10: 10: 10: 10: 10	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{I}^i , where $j = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{l}^i , where $i = 1, 2,, \tilde{n}_r$. Initialize gradients vectors: $d\tilde{I} \in \mathbb{R}^{t_r \times c}$ and $d\tilde{T} \in \mathbb{R}^{t_c \times c}$. for each \tilde{I}^i do Load \tilde{I}^i and \tilde{l}^i from HBM to on-chip SRAM. Initialize $d\tilde{I}^i = 0 \in \mathbb{R}^{t_r \times c}$. for $j = 1$ to $[b//t_c]$ do Load \tilde{T}^j from HBM to on-chip SRAM. On chip, compute $\tilde{X}^{i,j} = \tilde{I}^i \cdot \tilde{T}^j \in \mathbb{R}^{t_r \times t_c}$. On chip, compute $d\tilde{X}^{i,j} = \exp(\tilde{X}^{i,j} - \tilde{l}^i) \in \mathbb{R}^{t_r \times t_c}$. Update gradients $d\tilde{I}^i + = d\tilde{X}^{i,j} \cdot \tilde{T}^j$.
15: Alg Ree 1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 13:	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{T} into \tilde{T}^j , where $j = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Initialize gradients vectors: $d\tilde{I} \in \mathbb{R}^{t_r \times c}$ and $d\tilde{T} \in \mathbb{R}^{t_c \times c}$. for each \tilde{I}^i do Load \tilde{I}^i and \tilde{l}^i from HBM to on-chip SRAM. Initialize $d\tilde{I}^i = 0 \in \mathbb{R}^{t_r \times c}$. for $j = 1$ to $[b//t_c]$ do Load \tilde{T}^j from HBM to on-chip SRAM. On chip, compute $\tilde{X}^{i,j} = \tilde{I}^i \cdot \tilde{T}^{j'} \in \mathbb{R}^{t_r \times t_c}$. On chip, compute $d\tilde{X}^{i,j} = \exp(\tilde{X}^{i,j} - \tilde{l}^i) \in \mathbb{R}^{t_r \times t_c}$. Update gradients $d\tilde{I}^i + = d\tilde{X}^{i,j} \cdot \tilde{T}^j$. Load $d\tilde{T}^j$ from HBM to on-chip SRAM.
15: Alg Re 1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 15: 15: 15: 10: 11: 12: 15: 15: 10: 11: 11: 12: 12: 10: 10: 11: 11: 12: 12: 10: 11: 11: 11: 11: 11: 11: 11	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{T} into \tilde{I}^j , where $j = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Initialize gradients vectors: $d\tilde{I} \in \mathbb{R}^{t_r \times c}$ and $d\tilde{T} \in \mathbb{R}^{t_c \times c}$. for each \tilde{I}^i do Load \tilde{I}^i and $\tilde{\ell}^i$ from HBM to on-chip SRAM. Initialize $d\tilde{I}^i = 0 \in \mathbb{R}^{t_r \times c}$. for $j = 1$ to $[b//t_c]$ do Load \tilde{T}^j from HBM to on-chip SRAM. On chip, compute $\tilde{X}^{i,j} = \tilde{I}^i \cdot \tilde{T}^{j'} \in \mathbb{R}^{t_r \times t_c}$. On chip, compute $d\tilde{X}^{i,j} = \exp(\tilde{X}^{i,j} - \tilde{\ell}^i) \in \mathbb{R}^{t_r \times t_c}$. Update gradients $d\tilde{I}^i + = d\tilde{X}^{i,j} \cdot \tilde{T}^j$. Load $d\tilde{T}^j$ from HBM to on-chip SRAM. $d\tilde{T}^j + = \tilde{I}^i \cdot d\tilde{X}^{i,j}$. Write method $d\tilde{Z}^{i,j}$ here $t = UDM$.
15: Alg Rec 1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16:	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{I}^i , where $j = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Initialize gradients vectors: $d\tilde{I} \in \mathbb{R}^{t_r \times c}$ and $d\tilde{T} \in \mathbb{R}^{t_c \times c}$. for each \tilde{I}^i do Load \tilde{I}^i and $\tilde{\ell}^i$ from HBM to on-chip SRAM. Initialize $d\tilde{I}^i = 0 \in \mathbb{R}^{t_r \times c}$. for $j = 1$ to $[b//t_c]$ do Load \tilde{T}^j from HBM to on-chip SRAM. On chip, compute $\tilde{X}^{i,j} = \tilde{I}^i \cdot \tilde{T}^j \in \mathbb{R}^{t_r \times t_c}$. Update gradients $d\tilde{I}^i + = d\tilde{X}^{i,j} \cdot \tilde{T}^j$. Load $d\tilde{T}^j$ from HBM to on-chip SRAM. $d\tilde{T}^j + = \tilde{I}^i \cdot d\tilde{X}^{i,j}$. Write updated $d\tilde{T}^j$ back to HBM. and \tilde{fror}
15: Alg Rec 1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16: 17: 17: 17: 17: 17: 17: 17: 17	Return the gradients dI^i , dT^i for each GPU. porithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{I}^i , where $j = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{I}^i , where $i = 1, 2,, \tilde{n}_r$. Initialize gradients vectors: $d\tilde{I} \in \mathbb{R}^{t_r \times c}$ and $d\tilde{T} \in \mathbb{R}^{t_c \times c}$. for each \tilde{I}^i do Load \tilde{I}^i and \tilde{l}^i from HBM to on-chip SRAM. Initialize $d\tilde{I}^i = 0 \in \mathbb{R}^{t_r \times c}$. for $j = 1$ to $[b//t_c]$ do Load \tilde{T}^j from HBM to on-chip SRAM. On chip, compute $\tilde{X}^{i,j} = \tilde{I}^i \cdot \tilde{T}^j \in \mathbb{R}^{t_r \times t_c}$. On chip, compute $\tilde{X}^{i,j} = \exp(\tilde{X}^{i,j} - \tilde{l}^i) \in \mathbb{R}^{t_r \times t_c}$. Update gradients $d\tilde{I}^i += d\tilde{X}^{i,j} \cdot \tilde{T}^j$. Load $d\tilde{T}^j$ from HBM to on-chip SRAM. $d\tilde{T}^j += \tilde{I}^i \cdot d\tilde{X}^{i,j}$. Write updated $d\tilde{T}^i$ back to HBM. end for Write updated $d\tilde{I}^i$ back to HBM.
15: Alg Rec 1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16: 17: 18: 18: 18: 18: 19: 19: 10: 11: 11: 11: 11: 11: 11: 11	Return the gradients dI^i , dT^i for each GPU. gorithm 4 Backward Process from of intra-GPU Tile-Wise LSE calculation quire: Saved intermediate variables from the forward pass: visual features $\tilde{I} \in \mathbb{R}^{b \times c}$, features $\tilde{T} \in \mathbb{R}^{b \times c}$, the local LSE vector $\tilde{l} \in \mathbb{R}^b$. The row-wise and column-wise size of a tile: t_r and t_c , Divide \tilde{I} into \tilde{T}^i , where $i = 1, 2,, \tilde{n}_r$. Divide \tilde{I} into \tilde{T}^i , where $j = 1, 2,, \tilde{n}_r$. Divide \tilde{l} into \tilde{t}^i , where $i = 1, 2,, \tilde{n}_r$. Initialize gradients vectors: $d\tilde{I} \in \mathbb{R}^{t_r \times c}$ and $d\tilde{T} \in \mathbb{R}^{t_c \times c}$. for each \tilde{I}^i do Load \tilde{I}^i and \tilde{l}^i from HBM to on-chip SRAM. Initialize $d\tilde{I}^i = 0 \in \mathbb{R}^{t_r \times c}$. for $j = 1$ to $[b//t_c]$ do Load \tilde{T}^j from HBM to on-chip SRAM. On chip, compute $\tilde{X}^{i,j} = \tilde{I}^i \cdot \tilde{T}^j \in \mathbb{R}^{t_r \times t_c}$. On chip, compute $d\tilde{X}^{i,j} = \exp(\tilde{X}^{i,j} - \tilde{l}^i) \in \mathbb{R}^{t_r \times t_c}$. Update gradients $d\tilde{I}^i + = d\tilde{X}^{i,j} \cdot \tilde{T}^j$. Load $d\tilde{T}^j$ from HBM to on-chip SRAM. $d\tilde{T}^j + = \tilde{I}^i \cdot d\tilde{X}^{i,j}$. Write updated $d\tilde{T}^j$ back to HBM. end for Write updated $d\tilde{I}^i$ back to HBM.

⁷⁵⁵ Although **Inf-CL** might be expected to exhibit slower performance because it breaks the loss calculation to small tiles and serially process these tiles, it achieves comparable speed to previous

772

773 774



Figure 5: Performance of ViT-B/32 across Varying Batch Sizes. Except batch size, other experiment settings ar e consistent. ① Left: On CC12M, performance plateaus at a batch size of approximately 32k. ② Right: On Laion400M, performance saturates around a batch size of 256k.

775 methods, as shown in Figure 4. This is primarily due to two factors: (1) Loss calculation represents 776 only a minor fraction of the total iteration time, especially for large models, thereby exerting min-777 imal impact on the overall iteration time. (2) While Inf-CL has similar computational complexity 778 to standard contrastive loss, its tiling approach could introduce some speed overhead due to reduced 779 parallelism. However, Inf-CL fuses the operations of similarity matrix calculation and softmax, 780 which in regular contrastive loss require two separate communications between SRAM and HBM. 781 By merging these into a single communication, **Inf-CL** effectively reduces I/O time, mitigating the 782 cost of serial tile computation. 783

A.3 FACTORS INFLUENCING PERFORMANCE WHEN SCALING BATCH SIZE

While larger batch size is theoretically expected to enhance performance Chen et al. (2022), our experimental results deviate from this expectation. To better understand this discrepancy, we analyze the factors that impact performance when scaling up batch size.

789 Hyperparameters. Although larger batch sizes provide more diverse negative samples for con-790 trastive learning, potentially improving the embedding space, careful tuning of hyperparameters is 791 necessary to ensure model convergence. Previous research indicates that when increasing batch 792 size, the learning rate should be scaled proportionally to maintain a consistent parameter update 793 norm throughout training (Goyal, 2017). Since a fixed learning rate is used across all experiments, 794 this may have contributed to the reduced performance observed with larger batch sizes. Moreover, 795 prior studies suggest that large batch sizes require longer training epochs to ensure sufficient parameter updates and avoid suboptimal convergence (Hoffer et al., 2017). Overall, the performance 796 gains from larger batch sizes are contingent on the careful tuning of multiple hyperparameters be-797 yond just learning rate and epochs, highlighting the importance of comprehensive hyperparameter 798 optimization to fully exploit the benefits of scaling. 799

Data Scale. Increasing batch size improves the precision of gradient estimation for the representation distribution defined by the dataset Chen et al. (2022). Larger datasets more accurately capture
real-world distributions, and thus, employing a larger batch size enables contrastive loss to generate
more precise gradients, enhancing the model's ability to learn discriminative representations. As
shown in Figure 5, our experiments on different data scales (e.g., CC12M and Laion400M) indicate that the optimal batch size increases with dataset size. Specifically, performance on CC12M
saturates at a batch size of 32k, whereas Laion400M achieves saturation at a batch size of 256k.

In summary, while scaling up batch sizes is critical for enhancing contrastive learning, our findings
 suggest that performance does not monotonically improve with batch size increases. As seen in
 our previous experiments (Table 3), extremely large batch sizes (e.g., 1024k) can lead to a decline
 in performance, indicating that factors such as hyperparameter tuning and dataset scale are among

810 811	the many considerations that influence model effectiveness. This highlights the need for a balanced approach when increasing batch sizes, ensuring that optimal configurations are found to fully exploit
012	the benefits of contrastive learning.
013	
814	
815	
816	
817	
818	
819	
820	
821	
822	
823	
824	
825	
826	
827	
828	
829	
830	
831	
832	
833	
834	
835	
836	
837	
838	
839	
840	
841	
842	
843	
844	
845	
846	
847	
848	
849	
850	
851	
852	
853	
854	
855	
856	
857	
858	
859	
860	
861	
862	
863	