A DIAGONAL STRUCTURED STATE SPACE MODEL ON LOIHI 2 FOR EFFICIENT STREAMING SEQUENCE PROCESSING

Anonymous authors Paper under double-blind review

ABSTRACT

The unsustainable rise in energy cost from increasingly capable deep learning systems spurs computer architecture innovation beyond conventional deep learning accelerators such as GPUs. However, a novel computer architecture presents a problem: much of deep learning research has been optimized for conventional computer architectures, and the extent to which modern deep learning models can unlock improved efficiency on a novel computer architecture is not well understood. In this work, we demonstrate for the first time that a State Space Model (SSM) can achieve substantial efficiency improvement when mapped to Loihi 2, a state-of-the-art neuromorphic research chip, versus a Jetson Orin Nano GPU (Jetson). Specifically, we benchmark our SSM on sMNIST, psMNIST, and sCIFAR online token-by-token inference and find approximately 1000x increased energy efficiency and 75x improved latency and throughput on Loihi 2 with a decrease in accuracy of less than one to three percentage points compared to the full precision implementation on Jetson. We comprehensively tailor our implementation to Loihi-specific features and constraints, such as the co-location of memory and compute as well as fixed precision arithmetic. Our results elucidate how SSMs meaningfully bridge conventional and neuromorphic hardware via their dual nature: SSMs can operate in an offline mode using convolution or scan, which is efficient on a GPU, or in an online mode as a recurrent network, which we show is efficient on Loihi 2. This work provides a foundation for performant sequence models on neuromorphic hardware, potentially unlocking substantial improvements in latency-sensitive or energy-limited online inference applications, such as speech enhancement or vision for robotic control.

034 035

037

006

007

012 013

014

015

016

017

018

019

020

021

022

024

025

026

027

028

029

031

032

033

1 INTRODUCTION

038 Deep learning systems exhibit improved representational power and AI capabilities as their computational cost increases, and their commensurate rising energy use has been driving unprecedented 040 innovation in computer architecture. The growth of compute (FLOPs) and memory (bandwidth) 041 requirements of data-center-scale deep learning systems such as Large Language Models (LLMs) 042 vastly outpaces the compute and memory delivered by year-over-year improvements in GPUs, the 043 standard workhorse computer architecture of deep learning (Gholami et al., 2024). Similarly, at the 044 edge, the proliferation of intelligent Internet of Things (IoT) devices pushes demand for increasingly capable deep learning systems under power, latency, privacy, and connectivity constraints (Mao et al., 2024; Meuser et al., 2024). To deliver deep learning training and inference efficiency im-046 provements beyond what GPU architectures can offer, in recent years we have seen a "Cambrian ex-047 plosion" of new computer architectures (Sukumar et al., 2021), such as the TPU (Jouppi et al., 2017), 048 the Cerebras WSE-2 (Lie, 2024), neuromorphic chips such as Loihi 2 (Labs, 2021) or DYNAP-SE2 (Richter et al., 2024), and even analog AI chips, (e.g., Ambrogio et al., 2023), to name a few.

This Cambrian explosion, however, faces a problem known as the hardware lottery: novel computer architectures struggle to take hold because years of deep learning research has targeted GPUs (Hooker, 2021). The continual investment in GPU-focused algorithms has certainly created incredible GPU-based deep learning systems such as ChatGPT (Achiam et al., 2023). Concurrently,

however, deep learning research has become locked-in to GPU implementation at some level, as the
 most successful algorithmic innovations have compounded around the GPU architecture. The extent
 to which today's most impactful deep learning technologies can be transferred to novel computer ar chitectures for improved efficiency remains unclear.

058 In this paper, we show a positive example of broad relevance for how one can substantively improve a modern deep learning system's efficiency on a highly-differentiated novel computer architecture. 060 In particular, we map a State Space Model (SSM) to Loihi 2, a state-of-the-art neuromorphic re-061 search chip (Labs, 2021). SSMs are efficient sequence models that rival transformers (Gu et al., 062 2021b). Importantly, SSMs can perform inference in a convolution or scan mode which is efficient 063 on GPUs, and in a recurrent online token-by-token processing mode. The recurrent formulation of 064 SSMs with their local stateful computation aligns well with the architecture of neuromorphic processors, in which compute and memory are co-located (Davies et al., 2021). This is in contrast to 065 GPUs, where the separation of compute and memory tends to provide efficiency only for batched, 066 predictable, or highly structured computations and memory accesses, such as convolutions (Kumar, 067 2023). We show that this online token-by-token recurrent mode is in fact extremely efficient on 068 the Loihi 2 architecture. Importantly, online token-by-token inference is highly salient for a wide 069 variety of latency-sensitive or energy-constraint applications such as robotics, autonomous vehicles, and speech enhancement. 071

072 Our main contributions are as follows:

073

074 075

076

077

078

079

080

081

082

084

087

088

090

- 1. We demonstrate for the first time an SSM that runs on neuromorphic hardware.
- 2. We present our Post Training Quantization (PTQ) and Quantization Aware Fine Tuning (QAFT) techniques underpinning the successful mapping of our SSM to Loihi 2.
- 3. We benchmark our SSM's **online token-by-token** sMNIST, psMNIST, and sCIFAR inference on Loihi 2 versus a recurrent SSM baseline on an edge GPU, Jetson Orin Nano, and we find approximately 1000x improved energy efficiency, 75x decreased latency, and 75x increased throughput, with only a modest decrease in classification accuracy.
 - 4. We also benchmark our SSM's **offline sample-by-sample** sMNIST, psMNIST, and sCI-FAR inference on Loihi 2 versus a convolutional SSM baseline on Jetson Orin Nano, and we find Jetson Orin Nano to be advantageous in this context, especially when using batching. This result helps elucidate a more comprehensive account of the differing scenarios for which neuromorphic versus GPU architectures are preferable.
- 2 BACKGROUND
- 2.1 PRELIMINARIES ON NEUROMORPHIC COMPUTING AND LOIHI 2

Neuromorphic computing draws inspiration from the brain's highly efficient approach to information 092 processing. Despite operating at around 20 watts of power, the brain executes complex tasks that include perception, decision-making, coordination, and learning-all in real-time. Neuromorphic 094 computers aim to emulate the brain's incredible efficiency by incorporating the pertinent computa-095 tional paradigms of the brain's architecture: highly parallel processing, event-driven computation, 096 memory-compute co-location, inherent scalability, and stochasticity (for a review see Schuman et al., 2022). The highly parallel processing and memory-compute co-location help address the 098 aforementioned growing compute and memory interface shortcomings of GPU architectures (Gho-099 lami et al., 2024). Furthermore, event-driven computation promotes energy efficiency, as computations and communications are only performed when necessary. 100

The digital neuromorphic processor Loihi 2 (Labs, 2021) realizes the principles of neuromorphic computing throughout its architecture. Loihi 2 is comprised of computational units, called neuro cores, that contain programmable neurons which communicate by sending spiking events through a Network-on-Chip mesh. These spiking events are small message packets, which carry either a binary or integer payload; spiking events with integer payload are referred to as *graded spikes*. With co-located memory, the neuro cores enable various types of synaptic connectivity, including linear projections and convolutions, as well as more flexible patterns like (pseudo) stochastic or factorized connections. Importantly, Loihi 2 allows users to define custom stateful neurons in the neuro cores



117 Figure 1: Different form factors of Loihi 2 chips, from 31 mm² single chip to datacenter scale sys-118 tems. Each Loihi 2 chip features 120 neuro cores dedicated to executing neuromorphic workloads, 119 along with six embedded processor cores for managment. The Loihi 2 chip also includes a dedicated 120 spike I/O unit with a 10 Gbps Ethernet interface. Loihi 2 chips can be connected through six asynchronous parallel interfaces, enabling the extension of the neuromorphic mesh in three dimensions.



Figure 2: Different modes of inference on Loihi 2. (a) Pipelined execution mode prioritizes through-140 put at the cost of increased latency. (b) Fall-through mode prioritizes latency at the cost of decreased throughput. 142

143 144

141

121

using microcode with a flexible instruction set, including multiplication, (saturated) addition, com-145 parisons, jumps, and bit shifts. Additionally, Loihi 2 is inherently scalable (see Figure 1), equipped 146 with the necessary infrastructure for low-latency interchip and external interface event-based spike 147 communication. The merit of the Loihi 2 architecture has been demonstrated in a variety of domains, 148 including model predictive control (Mangalore et al., 2024), solving QUBO problems (Pierro et al., 149 2024), monocular depth estimation (Chiavazza et al., 2023), and efficient video and audio processing 150 (Shrestha et al., 2024). 151

Furthermore, in contrast to most computer chips which use a synchronous clock, Loihi 2 is an asyn-152 chronous system, which affords energy efficiency and a flexible latency-throughput trade-off. A 153 system of Loihi 2 chips, no matter whether it is single or thousand chips, operates asynchronously 154 performing only the necessary computations as quickly as possible and synchronizing the advance 155 of time-step via a barrier-synchronization mechanism. When considering a deep neural network, the 156 asynchronous nature of Loihi 2 also allows us to seek a sweet spot in latency-throughput trade-off 157 as depicted in Figure 2: one can execute workloads on Loihi 2 scheduling inputs as fast as possible 158 to maximize throughput in a *pipelined* manner, where all of the layers of the network are active in 159 every time-step or allow the current input to propagate through all the layers in the network before injecting the next input in a *fall-through* fashion so that each layer spends a minimum amount of 160 time necessary, thus minimizing the overall latency of the inference per input. Importantly, the dis-161 tinction between pipelined execution and fall-through execution is not binary but can be considered

a continuum, where many latency-throughput trade-off performance points can be achieved. For
 example, one could opt for the amount of pipelining that provides the minimal latency under the
 condition that Loihi 2's throughput can keep up with the sampling rate of an input stream.

- 165
- 166 167

2.2 DEEP STATE-SPACE MODELS

168 169 170

Recently, a family of linear recurrent architectures, deep SSMs, has emerged. Deep SSMs, such as 171 S4, S4D, Liquid-S4, S5 and Mamba (Gu et al., 2021a; Smith et al., 2022; Hasani et al., 2022; Gu 172 et al., 2022; Gu & Dao, 2023), are based on the memory property of state-space dynamics (Gu et al., 173 2020). Their task performance (e.g., classification accuracy, perplexity) can surpass or compete 174 with transformers, especially for long sequence tasks (Tay et al., 2020). Yet, remarkably, SSMs do not suffer from the quadratic scaling of compute cost of the attention mechanism with context 175 176 length (Vaswani et al., 2017). Instead, they offer linearly increasing computational costs due to their recurrent formulation. While recurrent neural networks are generally hard to train, SSMs further 177 offer the advantage that they can be implemented as a convolution or as a parallel scan, allowing for 178 easy training on GPUs (Gu et al., 2021a; Smith et al., 2022). 179

To gain deeper insight on the pertinent internal workings of SSMs, let us examine the original SSM,
 S4 (Gu et al., 2021a), which captures the essence of the family of subsequent SSM architectures. S4
 models can perform their computations using one of three representations, which can be transformed
 into each other and serve different functional purposes:

- 184
- 185 186 187

188

$$\dot{\boldsymbol{x}}(t) = \boldsymbol{A}\boldsymbol{x}(t) + \boldsymbol{B}\boldsymbol{u}(t), \qquad \qquad \boldsymbol{y}(t) = \boldsymbol{C}\boldsymbol{x}(t) \tag{1}$$

$$\boldsymbol{x}_{k} = \overline{\boldsymbol{A}}\boldsymbol{x}_{k-1} + \overline{\boldsymbol{B}}\boldsymbol{u}_{k}, \qquad \qquad \boldsymbol{y}_{k} = \overline{\boldsymbol{C}}\boldsymbol{x}_{k} \tag{2}$$

- $\overline{K} = (\overline{CB}, \overline{CAB}, \cdots, \overline{CA}^{L-1}\overline{B}), \quad (\cdots, y_k, \cdots, y_L) = \overline{K} * (\cdots, u_k, \cdots, x_L) \quad (3)$
- 192 193

The continuous recurrent representation in equation 1 processes continuous 1-D signals u(t) to output signals y(t) via an N-dimensional latent space x(t): $u(t) \in \mathbb{R} \to x(t) \in \mathbb{R}^N \to y(t) \in \mathbb{R}$. The parameters include the state matrix $A \in \mathbb{C}^{N \times N}$ and the matrices $B \in \mathbb{C}^{N \times 1}$ and $C \in \mathbb{C}^{1 \times N}$. The discrete recurrent representation in equation 2 assumes constant step sizes Δ to transform the matrices A, B, and C into discrete matrices \overline{A} , \overline{B} , and \overline{C} and enables autoregressive inference when inputs u_k are presented sequentially. The convolutional representation in equation 3 transforms the linear time-invariant SSM in equation 2 into a global convolution, which enables efficient, parallelized training when L data points are available in a batch.

Several hardware-aware adjustments have been applied to SSMs to make them more efficient on GPUs. Most notably, it has been shown that *A* can be diagonalized with little to no detrimental effect on the algorithmic performance (Gupta et al., 2022), leading to the S4 variant *S4D* (Gu et al., 2022) which we use in our work.

In addition, there have been recent efforts to make sequence modeling architectures compatible with 206 neuromorphic hardware. These efforts include SpikeGPT (Zhu et al., 2023), Spiking SSMs (Shen 207 et al., 2024), Stochastic Spiking SSMs (Bal & Sengupta, 2024), and Spiking-S4 (Du et al., 2024). 208 These works focus on demonstrating how Spiking Neural Networks (SNNs) can increase activa-209 tion sparsity, which may increase energy efficiency on neuromorphic hardware. However, impor-210 tantly, these works rely on biologically-inspired Leaky Integrate-and-Fire neurons and binary spikes. 211 This prioritization of biological plausibility can leave underutilized the full gambit of capabilities in 212 modern neuromorphic processors like Loihi 2, such as customizable microcode neurons and graded 213 spikes. Additionally, none of these neuromorphic-compatible SSM efforts include implementations on neuromorphic hardware. The lack of any benchmarked SSMs on actual neuromorphic hardware 214 leaves unknown the efficiency of SSMs on neuromorphic hardware in practice, which we evaluate 215 in this work.



Figure 3: n-S4D model architecture as implemented on Loihi 2. Light blue layers refer to connections and dark blue layers to programmable neurons on Loihi 2. The large yellow box refers to an S4D block, which is repeated four times (represented by the three yellow empty boxes). Variables above each layer denote the dimensionality of the layer, where H denotes the model dimensionality and N denotes the number of hidden states per model dimension.

231

232

223

224

225

226

3 NEUROMORPHIC DIAGONAL DEEP STATE-SPACE MODEL

3.1 MODEL ARCHITECTURE ON LOIHI 2

233 Figure 3 shows the SSM model architecture, neuromorphic-S4D (n-S4D), that we implemented on 234 the Loihi 2 neuromorphic processor for sequence classification. n-S4D is inspired by the architecture 235 used by (Gu et al., 2022) with hardware-aware modifications. Our n-S4D network consists of an 236 encoder layer that expands the input to a higher dimensionality, four S4D blocks, and a decoder 237 layer that reduces the dimensionality to the number of output classes. At the top of Figure 3, the 238 dimensionality of each layer of the model is listed, where I represents the input dimensionality, 239 H is the model dimension, and N is the number of hidden states per model dimension; the output 240 dimensionality (number of classes) is 10.

241 Each S4D block starts with the S4D dynamics implemented as a recurrent network (implementation 242 described in section 3.2), followed by a ReLU activation. After each S4D layer, the dimensions 243 are mixed using a linear projection followed by another ReLU activation. In contrast to the network 244 architecture used to evaluate the original S4D model (Gu et al., 2022), to increase activation sparsity 245 (proportion of zero-valued neural outputs), we only use ReLU activations instead of GLUs and 246 GeLUs. Importantly, when a ReLU neuron outputs a zero, no spike message is sent on Loihi 2; this 247 saves energy thanks to the event-driven nature of Loihi 2. To further simplify the model, we also leave out normalization layers and residual connections. 248

All S4D layers, ReLU activations, and biases (depicted in dark blue in Figure 3), are implemented as programmable neurons on Loihi 2. All linear projections (depicted in light blue in Figure 3) are implemented in Loihi 2 using linear synapses on neuro cores (weight matrices), including upprojection, expansion, reduction, mixing, and down-projection.

We evaluate two model sizes with 67k parameters (H = 64, N = 32) and 265k parameters (H = 128, N = 64) for different datasets (see section 4 for details). We optimize how each layer is distributed across neuro cores to achieve uniform compute load; this ensures that no single layer dominates compute time during any given timestep. We place subsequent layers onto neighboring neuro cores to reduce spike Network-on-Chip mesh traffic. These configurations lead to a usage of 31 and 111 neuro cores of a single Loihi 2 chip for the small and large model, respectively.

259 260

261

3.2 INCORPORATING SSM DYNAMICS WITHIN PROGRAMMABLE NEURONS

262 The fact that \overline{A} is diagonal and \overline{B} and \overline{C} are 1-D matrices (see equation 2) implies that each hidden 263 state within the S4D layers evolves independently, without any cross-dependencies with other states. This independence allows for a straightforward implementation of the recurrent SSM dynamics 264 (equation 2) on Loihi 2. Namely, \overline{B} and \overline{C} could be integrated into the synaptic connectivity for 265 expansion and reduction, and \overline{A} could be realized through additional recurrent synaptic connections 266 to the corresponding S4D neuron. However, we opt to modify this straightforward implementation 267 by embedding the complete SSM dynamics directly within the programmable S4D neurons. This 268 approach presents two advantages. Firstly, it minimizes mesh traffic by requiring only a single set 269 of expansion and reduction connections to handle \overline{B} and \overline{C} , as opposed to separate connections for

270

Algorithm 1 Simplified programmed behavior of one instance of the HN S4D Neurons.

1: Initialize constants a_{real} , a_{imag} , b_{real} , b_{imag} , c_{real} , c_{imag} 2: Initialize hidden state x_{real} and x_{imag} 273 3: $u \leftarrow \text{RECEIVE_INPUT}$ 274 4: $x'_{\text{real}} \leftarrow a_{\text{real}} \times x_{\text{real}} - a_{\text{imag}} \times x_{\text{imag}} + b_{\text{real}} \times u$ 275 5: $x_{\text{imag}} \leftarrow a_{\text{real}} \times x_{\text{imag}} - a_{\text{imag}} \times x_{\text{real}} + b_{\text{imag}} \times u$ 6: $x_{real} \leftarrow x'_{real}$ 276 7: $u \leftarrow 2 \times (c_{\text{real}} \times x_{\text{real}} - c_{\text{imag}} \times x_{\text{imag}})$ 277 278 8: SEND(y)

279

288 289 290

299

300

318

their real and imaginary components, plus two extra recurrent connections for \overline{A} . Secondly, it allows 281 for the use of higher bit precision for the SSM parameters. While standard synaptic weights on Loihi 282 2 are limited to 8 bits, the states and constants within programmable neurons can be represented with 283 8 bits, 16 bits, or even 24 bits. This is particularly beneficial for the recurrent weights, which are 284 sensitive to accumulating quantization errors over time. 285

The described structure leads to the expansion and reduction of synaptic connections through the 286 matrices E and E^T , respectively, where $E^T \in \mathbb{R}^{HN \times H}$ is described as follows: 287

$$\boldsymbol{E}_{i,j} = \begin{cases} 1 & \text{if } N(i-1) + 1 \le j \le Ni \\ 0 & \text{otherwise} \end{cases}$$
(4)

The matrix E performs the expansion operation, multiplexing the input structure across N parallel 291 paths. The transpose, E^T , performs a reduction operation by summing over the N hidden states for 292 each model dimension. 293

The behavior of a single microcoded S4D neuron is detailed in Algorithm 1. For readability, we 294 omit both bit-shift operations that are necessary due to the mixed precision of different weights, 295 activations, and states and we omit jumps between memory registers. We denote the HN entries of 296 \overline{A} as a_{real} and a_{imag} and denote the entries for \overline{B} and \overline{C} analogously. Each S4D layer contains HN297 individual S4D neurons. 298

3.3 POST TRAINING QUANTIZATION AND QUANTIZATION AWARE FINE TUNING

301 As all computations on Loihi 2 are performed in fixed precision, we describe in this section how we 302 quantize our models for training and inference. 303

All models are pre-trained in full precision using the convolutional view of n-S4D. After pre-304 training, we switch to the recurrent mode and quantize our models for inference on Loihi 2 using 305 Post Training Quantization (PTQ) leading to an expected drop of accuracy. To recover the accuracy 306 of the quantized model, we re-train the models using Quantization Aware Fine Tuning (QAFT) in 307 recurrent mode with Loihi 2-specific bit-widths and precisions for one epoch. 308

All activations are quantized using a bit-width of 24 bits, with 6 to 8 bits being allocated to the 309 fractional part (precision) and the remaining bits for the integer part. While the \overline{A} , \overline{B} , and \overline{C} 310 matrices of the S4D layers are quantized with a fixed bit-width of 16 bits using a precision of 13 311 bits, the parameters (weights and biases) of the feed-forward layers such as the encoder, decoder, 312 expansion, reduction and mixing layers are quantized using 8 bits with dynamic precision. In the 313 case of dynamic precision, we calculate scaling factors based on the maximum absolute value of the 314 relevant tensor to use the full dynamic range. 315

316 All tensors X are kept in full precision while simulating the effects of quantization (X) during the forward path: 317

$$\hat{\boldsymbol{X}} = \lfloor \boldsymbol{X}\boldsymbol{s} \rfloor \hat{\boldsymbol{d}},\tag{5}$$

319 where s scales the tensor to the desired precision of b bits and the floor operator $|\cdot|$ denotes the truncation of the fractional part. The scaling factor can either be calculated by $s = 2^{b}$ in the case 320 of a fixed precision or $s = 2^b/|\mathbf{X}|_{\text{max}}$ in the case of dynamic scaling. To be fully accurate to 321 Loihi 2's fixed precision arithmetic, we also quantize the descaling factor d = 1/s with a fixed 322 precision of 16 bits. To allow gradient flow in the backward computation, we use a straight-through 323 estimator (Bengio et al., 2013).

Table 1: Comparison against leading reported test accuracies from prior works (Transformer, CNN, RNN, SSM) on the sMNIST, psMNIST, and sCIFAR datasets.

Model (Input length)	sMNIST (784)	psMNIST (784)	sCIFAR (1024)
Transformer (Vaswani et al., 2017; Trinh et al., 2018)	98.9	97.9	62.2
CCNN (Romero et al., 2022)	99.72	98.84	93.08
LipschitzRNN (Erichson et al., 2020)	99.4	96.3	64.2
LSSL (Gu et al., 2021b)	99.53	98.76	84.65
S4 (Gu et al., 2021a; 2022)	99.63	98.70	91.80
S4D-LegS (Gu et al., 2022)	-	-	89.92
Liquid-S4 (Hasani et al., 2022)	-	-	92.02
S5 (Smith et al., 2022)	99.65	98.67	90.10
Q-S5 (8 bit precision PTQ) (Abreu et al., 2024)	96.27	-	44.83
Q-S5 (8 bit precision QAFT) (Abreu et al., 2024)	99.54	-	86.95
AHP SNN on Loihi 1 (Rao et al., 2022)	96.00	-	-
n-S4D, full precision (Ours)	99.51	97.53	86.53
n-S4D, after PTQ (Ours)	99.20	92.45	71.74
n-S4D, on Loihi 2 after QAFT (Ours)	99.20	96.16	84.13

In order to extract the quantized parameters after QAFT or to perform PTQ, we can use equation 5 without the descaling part \hat{d} . The descaling factor \hat{d} for the activations is then applied in the microcoded neuron dynamics on Loihi 2. The fake quantization hooks and the switch to the recurrent mode slow the training substantially, hence we apply QAFT for only one epoch.

4 Results

We evaluate our n-S4D model running on Loihi 2 and Jetson Orin Nano on the datasets sequential MNIST (sMNIST, LeCun et al., 2010), permuted sequential MNIST (psMNIST, LeCun et al., 2010), and sequential CIFAR10 (sCIFAR, Krizhevsky, 2009).

4.1 ACCURACY AND PARAMETER COUNT

Table 1 shows the accuracy on sMNIST, psMNIST, and sCIFAR of our n-S4D model in full precision, after quantization, and on Loihi 2 in comparison to other models. Although we use a simplified version of the S4D model, by only using ReLU activations and no normalization (see section 3.1), the performance in full precision drops by only less than one to four percentage points compared to the more complex S4 and S4D models on all three datasets.

We observe a drop in accuracy when preparing the model for deployment on Loihi 2 by switching to the recurrent mode and quantizing the model after training (PTQ). Precisely, the accuracy only drops substantially on the psMNIST (97.53 % to 92.45 %) and the sCIFAR (86.53 % to 71.74 %) datasets. This drop in accuracy is however less than the drop in accuracy observed when applying PTQ to S5 with 8 bits as reported by Abreu et al. (2024), where the accuracy drops from 99.65 % to 96.27 % for sMNIST and from 90.10% to 44.83% for sCIFAR. This loss in accuracy can be recovered to nearly the level of the full precision model by applying QAFT for just one epoch (psMNIST: 96.16%, sCIFAR: 84.13%), a similar recovery is observed for QS-5 (Abreu et al., 2024) after 15 epochs of QAFT. Note how there was no switch from the scan mode to the recurrent mode for QS-5 and fake-quantization was applied instead of full quantization, which makes a direct comparison difficult.

Previous non-SSM neuromorphic solutions for sMNIST such as the AHP SNN model on Loihi 1 (Rao et al., 2022) reach a lower accuracy than our n-S4D model on Loihi 2, suggesting a substantial maturing of models and hardware in the neuromorphic domain. Overall, the CCNN model exhibits the highest accuracy on all tasks, while using 2M parameters (Romero et al., 2022).
For comparison, our model only uses less than 265k parameters for sCIFAR and 67k parameters for the MNIST datasets.

Table 2: Compute cost comparisons for sample-by-sample and token-by-token based processing.
Sample-by-sample based processing assumes that the entire sample (the entire image) is available to
the system at the start of processing, whereas token-by-token based processing assumes that tokens
(individual pixels) arrive one at a time and are processed sequentially. Implementations use either
recurrent (Rec) or convolutional (Conv) n-S4D. Parmater b listed under the column Exec mode
indicates batch size. For Loihi 2, "ft" refers to fall-through and "pipe" to pipelined processing.

	HW	Exec mode	Prec	Acc (†)	↑) Token-by-Token		y-Token Processing		Sample-by-Sample Processing			
	11,11	Exce mout	int	(%)	Energy (↓) (mJ/token)	Latency (↓) (ms/token)	Throughput (†) (token/s)	EDP (↓) (μJ s/token)	Energy (↓) (mJ/sample)	Latency (↓) (ms/sample)	Throughput (↑) (sample/s)	EDP (↓) (μJ s/sample)
	Loihi 2*	Rec (ft)	qint	99.20	0.003	0.068	14,705	0.0002	2.678	53.314	19	141.59
LSI	Loihi 2*	Rec (pipe)	qint	99.20	0.002	0.168	83,343	0.0004	1.828	9.575	106	17.502
ĮĮ	Jetson [†]	Rec (b=1)	fp32	99.51	15.725	4.976	201	79.252	12328.652	3901.313	0.256	48.097×10^{6}
A.	Jetson [†]	Conv (b=1)	fp32	99.51	23.000	6.366	157	146.418	23.000	6.366	157	146.418
	Jetson [†]	Conv (b=256)	fp32	99.51	-	-	-	-	0.217	8.872	28,853	1.921
_	Loihi 2*	Rec (ft)	qint	96.16	0.003	0.068	14,720	0.0002	2.678	53.262	19	142.639
ISI	Loihi 2*	Rec (pipe)	qint	96.16	0.002	0.168	83,349	0.0004	1.920	9.574	106	15.200
Ę	Jetson [†]	Rec (b=1)	fp32	97.53	15.851	5.012	200	70.449	12426.807	3929.739	0.254	48.834×10^{6}
psl	Jetson [†]	Conv (b=1)	fp32	97.53	23.183	6.306	158	146.187	23.183	6.306	158	146.187
	Jetson [†]	Conv (b=256)	fp32	97.53	-	-	-	-	0.218	8.837	28,969	1.924
	Loihi 2*	Rec (ft)	qint	84.13	0.016	0.066	15,259	0.0010	16.284	65.534	15	1092.808
CIFAR	Loihi 2*	Rec (pipe)	qint	84.13	0.010	0.172	81,508	0.0017	10.355	12.735	80	131.869
	Jetson [†]	Rec (b=1)	fp32	86.53	16.106	4.978	201	80.173	16492.163	5097.42	0.194	84.067×10^{6}
S	Jetson [†]	Conv (b=1)	fp32	86.53	26.887	6.325	158	170.053	26.887	6.325	158	170.053
	Jetson [†]	Conv (b=64)	fp32	86.53	-	-	-	-	0.961	8.476	7,550	8.142

* Loihi 2 workloads were characterized on an Oheo Gulch system with N3C2-revision Loihi 2 chips running on NxCore 2.5.8 and alpha version of the NxKernel API with on-chip IO unthrottled sequencing of input tokens.

[†] GPU workloads were characterized on an NVIDIA Jetson Orin Nano 8GB 15W TDP running Jetpack 5.1.2, TensorRT 8.6.1, Torch-TensorRT 1.3.0. Energy values include CPU_GPU_CV and SOC components as reported by itop.

[‡] Performance results are based on testing as of September 2024 and may not reflect all publicly available security updates. Results may vary.

404 405 406

397

399 400

401

402

403

407 4.2 COMPUTATIONAL COST

408 Since our study focuses on a small SSM model appropriate for low-latency and low-power edge 409 processing, we compare our Loihi 2 n-S4D to a recurrent as well as a convolutional implementation 410 of n-S4D on an edge GPU, Nvidia Jetson Orin Nano. While we tried optimizing n-S4D on Jetson 411 Orin Nano, we were unable to create a stronger baseline due to lack of native support for complex 412 numbers in TensorRT (Jeong et al., 2022) for the convolutional implementation (which can not be 413 efficiently implemented using just using just real numbers) and excessively long compilation times 414 for the recurrent model (which can easily be implemented using just real numbers). Consequently, 415 we conducted our assessments using a PyTorch model that had been compiled just-in-time, operating at fp32 precision. 416

We use the *jtop* API to characterize power. For runtime, only the time spent to input the data and compute the output is considered. For these measurements on Loihi 2, we store a sequence of input values on a neuro core and inject them to the n-S4D network at peak throughput without IO constraints to obtain stable power measurements; this is repeated for 10 representative samples. The energy of the neuro core used to store input values is included in the results for Loihi 2, while the IO power of Jetson is excluded.

The primary point of comparison for the Loihi 2 versus the Jetson implementation is the streaming mode (with a batch size of one) of inference. In we also include the peak-performing batched mode of inference for a representative optimum performance on Jetson. Table 2 reports computational cost of inference on Loihi 2 and Jetson on the three datasets. In addition to energy, latency, and throughput, the energy-delay product (EDP, Shrestha et al., 2024) is reported to more readily compare systems running at different speeds.

429

Sample-by-sample processing The right side of Table 2 shows results from sample-by-sample processing, which assumes that all tokens of a sample are available to the system at the beginning of processing and only a single classification is required for the whole sample. Recurrent formulations

of the model have to process each token sequentially, while convolutional formulations can process
 the entire sample with a single convolution.

In the online processing regime with a batch size of one, it is evident that Loihi 2 is very efficient compared to the recurrent mode on Jetson and shows better energy per sample of 1.8 mJ compared to 23 mJ for Jetson in the convolutional mode that is favorable for GPU architectures. The throughput and latency on Loihi 2 and Jetson in convolutional mode are also competitive. Jetson, however, achieves peak performance in higher batch mode with substantially reduced energy per sample of 0.22 mJ and 0.96 mJ for sMNIST and sCIFAR along with orders of magnitude higher throughput, which is expected for GPU architectures.

441

Token-by-token processing The middle columns of Table 2 show results of token-by-token processing. This assumes streaming input that requires a classification for every token. For these types of tasks, both Loihi 2 and the recurrent mode on Jetson process all tokens sequentially. The convolution mode on Jetson, however, has to perform a convolution over the entire sequence with every new token. Its latency, energy, throughput, and EDP are therefore the same for processing one token in token-by-token processing as they are for processing one sample in the sample-by-sample processing mode when using the convolutional implementation.

For token-by-token processing, Loihi 2 outperforms Jetson in all metrics on all datasets. Latency and energy are two to three orders of magnitude lower for Loihi 2. This is reflected in EDP: For MNIST workloads, EDP for Loihi 2 is $0.0002 \,\mu$ J s and $0.001 \,\mu$ J s for sCIFAR. In contrast, the recurrent processing on Jetson incurs EDP of $70 \,\mu$ J s and $80 \,\mu$ J s on the respective datasets, demonstrating the efficiency of Loihi 2 in token-by-token processing.

Fall-through vs. pipelined processing Table 2 shows the tradeoff between latency and throughput when executing the model on Loihi 2 in fall-through or pipelined processing (see section 2.1). With fall-through processing, we see a latency of 68 µs per token on the sMNIST dataset, compared to 168 µs in pipelined processing. This comes at the cost of throughput of only 14.705 token/s, compared to 83.343 token/s in pipelined processing. The lower throughput per token in fall-through mode results in a higher latency per sample of 53.314 ms compared to the pipelined mode with 9.57 ms. Results on the other datasets highlight the same tradeoff.

461 462 463

5 DISCUSSION

464 Our benchmark results (see section 4) show that the n-S4D model on Loihi 2 particularly excels in 465 online token-by-token inference. Online token-by-token inference is widely applicable in streaming 466 scenarios in which an incoming data stream must be rapidly processed on a token-by-token basis. In 467 the token-by-token scenario, we demonstrate that Loihi 2 can meaningfully leverage its substantively 468 differentiated compute and memory co-located architecture to outperform the baseline Jetson GPU. 469 On sCIFAR, the largest workload we measured, Loihi 2 consumes approximately 1000x less energy 470 with a 75x lower latency and a 75x higher throughput compared to the recurrent implementation of n-S4D on the Jetson GPU. We also benchmark the offline sample-by-sample and batched scenarios, 471 for which we find the Jetson GPU to be preferable to Loihi 2. Our results corroborate the notion 472 that GPU architectures are optimized for offline processing of large amounts of data in parallel. It 473 should be noted that our implementation of n-S4D on Jetson is not completely optimized for speed 474 and efficiency. Creating a stronger baseline implementation on Jetson as well as considering other 475 types of hardware would be valuable future work. 476

Taken comprehensively, our results provide the first benchmarks of an SSM on a neuromorphic 477 hardware platform versus an edge GPU, comparing both the recurrent and convolution modes and 478 revealing the differences in energy, latency, throughput, and task accuracy. To the best of our knowl-479 edge, this is the most holistic picture to date of the merits of neuromorphic hardware for SSM 480 efficiency. Furthermore, by virtue of our focus on SSMs-a family of promising and broadly ap-481 plicable deep learning sequence models-we build an exemplar for others to replicate and expand 482 upon to help bridge deep learning technology to highly-differentiated computer architectures with 483 compute and memory co-location for substantively improved efficiency. 484

Promising future work includes the following. The modest drop in accuracy of n-S4D on Loihi 2 in this work could potentially be ameliorated by applying QAFT for a longer duration than one epoch.

The balance of latency, energy, and throughput on Loihi 2 over the continuum between fall-through and pipelined processing could be more extensively characterized; indeed, only the endpoints of this continuum are characterized in this work. Direct extensions of S4, for instance Liquid-S4 (Hasani et al., 2022) or S5 (Smith et al., 2022), could be investigated; these extensions have shown state-ofthe-art performance on sequence modeling tasks and are also compatible with Loihi 2. Finally, our work and potential optimizations and extensions can be applied and tested in real-world streaming use-cases, such as keyword-spotting, audio denoising, vision for drone control, autonomous driving, and other latency or energy constrained domains.

540 REFERENCES

547

556

558

559

563

564

565

566

567

568 569

570

571

572

579

580 581

582

583

584

- Steven Abreu, Jens E Pedersen, Kade M Heckel, and Alessandro Pierro. Q-S5: Towards quantized
 state space models. *arXiv preprint arXiv:2406.09477*, 2024.
- Josh Achiam, Steven Adler, Sandhini Agarwal, Lama Ahmad, Ilge Akkaya, Florencia Leoni Aleman, Diogo Almeida, Janko Altenschmidt, Sam Altman, Shyamal Anadkat, et al. GPT-4 technical report. *arXiv preprint arXiv:2303.08774*, 2023.
- Stefano Ambrogio, Pritish Narayanan, Atsuya Okazaki, Andrea Fasoli, Charles Mackin, Kohji
 Hosokawa, Akiyo Nomura, Takeo Yasuda, An Chen, A Friz, et al. An analog-ai chip for energyefficient speech recognition and transcription. *Nature*, 620(7975):768–775, 2023.
- Malyaban Bal and Abhronil Sengupta. Rethinking spiking neural networks as state space models.
 arXiv preprint arXiv:2406.02923, 2024.
- 554 Yoshua Bengio, Nicholas Léonard, and Aaron Courville. Estimating or propagating gradients 555 through stochastic neurons for conditional computation. *arXiv preprint arXiv:1308.3432*, 2013.
 - Stefano Chiavazza, Svea Marie Meyer, and Yulia Sandamirskaya. Low-latency monocular depth estimation using event timing on neuromorphic hardware. In *Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition*, pp. 4071–4080, 2023.
- Mike Davies, Andreas Wild, Garrick Orchard, Yulia Sandamirskaya, Gabriel A Fonseca Guerra,
 Prasad Joshi, Philipp Plank, and Sumedh R Risbud. Advancing neuromorphic computing with
 Loihi: A survey of results and outlook. *Proceedings of the IEEE*, 109(5):911–934, 2021.
 - Yu Du, Xu Liu, and Yansong Chua. Spiking structured state space model for monaural speech enhancement. In *ICASSP 2024-2024 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)*, pp. 766–770. IEEE, 2024.
 - N Benjamin Erichson, Omri Azencot, Alejandro Queiruga, Liam Hodgkinson, and Michael W Mahoney. Lipschitz recurrent neural networks. *arXiv preprint arXiv:2006.12070*, 2020.
 - Amir Gholami, Zhewei Yao, Sehoon Kim, Coleman Hooper, Michael W. Mahoney, and Kurt Keutzer. Ai and memory wall. *IEEE Micro*, 44(3):33–39, May 2024. ISSN 1937-4143. doi: 10.1109/MM.2024.3373763.
- Albert Gu and Tri Dao. Mamba: Linear-time sequence modeling with selective state spaces. *arXiv preprint arXiv:2312.00752*, 2023.
- Albert Gu, Tri Dao, Stefano Ermon, Atri Rudra, and Christopher Ré. HiPPO: Recurrent memory with optimal polynomial projections. *Advances in neural information processing systems*, 33: 1474–1487, 2020.
 - Albert Gu, Karan Goel, and Christopher Ré. Efficiently modeling long sequences with structured state spaces. *arXiv preprint arXiv:2111.00396*, 2021a.
 - Albert Gu, Isys Johnson, Karan Goel, Khaled Saab, Tri Dao, Atri Rudra, and Christopher Ré. Combining recurrent, convolutional, and continuous-time models with linear state space layers. Advances in Neural Information Processing Systems, 34:572–585, 2021b.
- Albert Gu, Karan Goel, Ankit Gupta, and Christopher Ré. On the parameterization and initialization
 of diagonal state space models. *Advances in Neural Information Processing Systems*, 35:35971–
 35983, 2022.
- Ankit Gupta, Albert Gu, and Jonathan Berant. Diagonal state spaces are as effective as structured state spaces. In Alice H. Oh, Alekh Agarwal, Danielle Belgrave, and Kyunghyun Cho (eds.), Advances in Neural Information Processing Systems, 2022. URL https://openreview.net/forum?id=RjS0j6tsSrf.
- 592

Ramin Hasani, Mathias Lechner, Tsun-Hsuan Wang, Makram Chahine, Alexander Amini, and Daniela Rus. Liquid structural state-space models. *arXiv preprint arXiv:2209.12951*, 2022.

594	Sara Hooker. The hardware lottery. Communications of the ACM, 64(12):58-65, 2021.
595	Funlin leang langroul Kim and Soonhoi Ha. Tensorrt-based framework and optimization method-
590	ology for deep learning inference on jetson boards ACM Transactions on Embedded Computing
598	Systems (TECS), 21(5):1–26, 2022.
599	Norman P Jounni Cliff Young Nishant Patil David Patterson Gauray Agrawal Raminder Baiwa
600	Sarah Bates Suresh Bhatia Nan Boden Al Borchers et al In-datacenter performance analysis of
601	a tensor processing unit. In <i>Proceedings of the 44th annual international symposium on computer</i>
602	architecture, pp. 1–12, 2017.
603	Alex Krizhevsky. Learning multiple layers of features from tiny images. Technical report, 2009.
604 605	Subodh Kumar Introduction to Parallel Programming Cambridge University Press 2023
606	Subour Ruman matouación to Furance Frogramming. Cumorago Omronský Fross, 2025.
607	Intel Labs. Taking neuromorphic computing to the next level with Loihi 2, 2021. URL
608	https://download.intel.com/newsroom/2021/new-technologies/
609	neuromorphic-computing-loihi-2-brief.pdf.
610	Yann LeCun, Corinna Cortes, and CJ Burges. Mnist handwritten digit database. ATT Labs [Online].
611	Available: http://yann.lecun.com/exdb/mnist, 2, 2010.
612	Sean Lie Inside the cerebras wafer-scale cluster IEEE Micro AA(3):40 57 2024 doi: 10.1100/
613	MM. 2024. 3386628.
614	1111.202 1.5500020.
615	Ashish Rao Mangalore, Gabriel Andres Fonseca, Sumedh R Risbud, Philipp Stratmann, and Andreas
616	Wild. Neuromorphic quadratic programming for efficient and scalable model predictive control:
617	Iowards advancing speed and energy efficiency in robotic control. <i>IEEE Robotics & Automation</i>
618	Magazine, 2024.
619	Yuyi Mao, Xianghao Yu, Kaibin Huang, Ying-Jun Angela Zhang, and Jun Zhang. Green edge ai: A
620	contemporary survey. Proceedings of the IEEE, 2024.
621	Tobias Meuser, Lauri Lovén, Monowar Bhuvan, Shishir G Patil, Schahram Dustdar, Atakan Aral,
622	Suzan Bayhan, Christian Becker, Eyal de Lara, Aaron Yi Ding, et al. Revisiting edge ai: Oppor-
624	tunities and challenges. <i>IEEE Internet Computing</i> , 28(4):49–59, 2024.
625	Alessandro Pierro, Philipp Stratmann, Gabriel Andres Fonseca Guerra, Sumedh Risbud, Timothy
626	Shea, Ashish Rao Mangalore, and Andreas Wild. Solving qubo on the loihi 2 neuromorphic
627	processor. arXiv preprint arXiv:2408.03076, 2024.
628	Arjun Rao, Philipp Plank, Andreas Wild, and Wolfgang Maass. A long short-term memory for AI
629	applications in spike-based neuromorphic hardware. Nature Machine Intelligence, 4(5):467-479,
630	2022.
631	Ole Richter Chenxi Wu Adrian M Whatley German Köstinger Carsten Nielsen Ning Oiao and
632	Giacomo Indiveri. Dynap-se2: a scalable multi-core dynamic neuromorphic asynchronous spik-
633	ing neural network processor. Neuromorphic Computing and Engineering, 4(1):014003, 2024.
634	David W Domaro David M Knigga Albert Gu Frik I Dakkara Efstration Courses John M Tom
635	czak and Mark Hoogendoorn. Towards a general purpose CNN for long range dependencies in
636	ND. arXiv preprint arXiv:2206.03398, 2022.
638	Catherine D.Schuman, Shruti P.Kulkarni, Maryam Darsa, I.Darkar Mitaball, Bill Kay, et al. Oppor
639	tunities for neuromorphic computing algorithms and applications <i>Nature Computational Science</i>
640	2(1):10-19, 2022.
641	
642	snuaijie Snen, Chao Wang, Kenzhuo Huang, Yan Zhong, Qinghai Guo, Zhichao Lu, Jianguo Zhang, and Luziwai Lang. Spikingssms: Learning long sequences with sparse and parallel spiking state
643	space models. arXiv preprint arXiv: 2408 14909 2024
644	spuce models. urAli preprint urAli.2700.17707, 2027.
645	Sumit Bam Shrestha, Jonathan Timcheck, Paxon Frady, Leobardo Campos-Macias, and Mike
646	Davies. Efficient video and audio processing with Loihi 2. In <i>ICASSP 2024-2024 IEEE In-</i>
647	<i>Ternational Conference on Acoustics, Speech and Signal Processing (ICASSP)</i> , pp. 13481–13485. IEEE, 2024.

648	Jimmy TH Smith, Andrew Warrington, and Scott W Linderman.	Simplified state space layers for
649	sequence modeling. arXiv preprint arXiv:2208.04933, 2022.	
650		

- Sreenivas R. Sukumar, Jacob A. Balma, Cong Xu, and Sergey Serebryakov. Survival of the fittest amidst the cambrian explosion of processor architectures for artificial intelligence : Invited paper. In 2021 IEEE/ACM Programming Environments for Heterogeneous Computing (PEHC), pp. 34–43, 2021. doi: 10.1109/PEHC54839.2021.00010.
- Yi Tay, Mostafa Dehghani, Samira Abnar, Yikang Shen, Dara Bahri, Philip Pham, Jinfeng Rao,
 Liu Yang, Sebastian Ruder, and Donald Metzler. Long range arena: A benchmark for efficient
 transformers. *arXiv preprint arXiv:2011.04006*, 2020.
- Trieu Trinh, Andrew Dai, Thang Luong, and Quoc Le. Learning longer-term dependencies in RNNs with auxiliary losses. In *International Conference on Machine Learning*, pp. 4965–4974. PMLR, 2018.
- Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N Gomez,
 Łukasz Kaiser, and Illia Polosukhin. Attention is all you need. Advances in Neural Information Processing Systems, 30, 2017.
- Rui-Jie Zhu, Qihang Zhao, Guoqi Li, and Jason K Eshraghian. Spikegpt: Generative pre-trained language model with spiking neural networks. *arXiv preprint arXiv:2302.13939*, 2023.