PARETO RANK-PRESERVING SUPERNETWORK FOR HW-NAS

Anonymous authors

Paper under double-blind review

Abstract

In neural architecture search (NAS), training every sampled architecture is very time-consuming and should be avoided. Weight-sharing is a promising solution to speed up the evaluation process. However, a sampled subnetwork is not guaranteed to be estimated precisely unless a complete individual training process is done. Additionally, practical deep learning engineering processes require incorporating realistic hardware-performance metrics into the NAS evaluation process, also known as hardware-aware NAS (HW-NAS). HW-NAS results in a Pareto front, a set of all architectures that optimize conflicting objectives, i.e. taskspecific performance and hardware efficiency. This paper proposes a supernetwork training methodology that preserves the Pareto ranking between its different subnetworks resulting in more efficient and accurate neural networks for a variety of hardware platforms. The results show a 97% near Pareto front approximation in less than 2 GPU days of search, which provides x2 speed up compared to stateof-the-art methods. We validate our methodology on NAS-Bench-201, DARTS and ImageNet. Our optimal model achieves 77.2% accuracy (+1.7% compared to baseline) with an inference time of 3.68ms on Edge GPU for ImageNet.

1 INTRODUCTION

A key element in solving real-world deep learning (DL) problems is the optimal selection of the sequence of operations and their hyperparameters, called *DL architecture*. Neural architecture search (NAS) (Santra et al. (2021)) automates the design of DL architectures by searching for the best architecture within a set of possible architectures, called *search space*. When considering hardware constraints, hardware-aware neural architecture search (Benmeziane et al. (2021); Sekanina (2021)) (HW-NAS) simultaneously optimizes the task-specific performance, such as accuracy, and the hardware efficiency computed by the latency, energy consumption, memory occupancy, and chip area. HW-NAS works (Cai et al. (2019); Lin et al. (2021); Wang et al. (2022)) showed the usefulness and discovered state-of-the-art architectures for Image Classification (Lin et al. (2021)), Object detection (Chen et al. (2019)), and Keyword spotting (Busia et al. (2022)).

HW-NAS is cast as a multi-objective optimization problem. Techniques for HW-NAS span evolutionary search, Bayesian optimization, reinforcement learning and gradient-based methods. These require evaluating each sampled architecture on the targeted task and hardware platform. However, the evaluation is extremely time-consuming, especially for task-specific performance, which requires training in the architecture. Many estimation strategies (White et al. (2021)) are used to alleviate this problem, such as neural predictor methods (Benmeziane et al. (2022a); Ning et al. (2020)), zero-cost learning (Lopes et al. (2021); Abdelfattah et al. (2021)), and weight sharing (Chu et al. (2021); Chen et al. (2021)). These strategies are evaluated on how well they respect the ground truth ranking between the architectures in the search space.

Weight sharing is an estimation strategy that formulates the search space into a supernetwork. A supernetwork is an over-parameterized architecture where each path can be sampled. At the end of this sampling, a sub-network of the supernetwork is obtained. In each layer, all possible operations are trained. With this definition, we can classify weight-sharing NAS in two categories: (1)**a two-stage NAS** in which we first train the supernetwork on the targeted task. Then, using the pre-trained supernetwork, each sampled sub-network's performance can be estimated using a search strategy, such as an evolutionary algorithm. (2) **a one-stage NAS** in which we simultaneously search and

train the supernetwork. Additional parameters are assigned to each possible operation per layer. These parameters are trained to select which operation is appropriate for each layer.

Both Weight-sharing categories assume that the rank between different sub-networks is preserved. Two architectures with the same rank imply that they have the same accuracy. State-of-the-art works (Zhang et al. (2020); Peng et al. (2021); Zhao et al. (2021)) have highlighted the training inefficiency in this approach by computing the ranking correlation between the architectures' actual rankings and the estimated rankings. Some solutions have been proposed to train the supernetwork with strict constraints on fairness to preserve the ranking for accuracy, such as FairNAS (Chu et al. (2021)). Others train a graph convolutional network in parallel to fit the performance of sampled sub-networks Chen et al. (2021). However, current solutions have two main drawbacks:

- 1. In the multi-objective context of HW-NAS, different objectives such as accuracy and latency have to be estimated. The result is a Pareto front, a set of architectures that better respects the trade-off between the conflicting objectives. The ranking following one objective is no longer a good metric for the estimator. In this setting, we need to take into account the dominance concept in the ranking. Both estimations hinder the final Pareto front approximation and affect the search exploration when considering the accuracy and latency as objectives.
- 2. Many works (Chen et al. (2021); Zhao et al. (2021); Guo et al. (2020)) attempt to fix the supernetwork sampling after its training. We believe that this strategy is inefficient due to the pre-training of supernetwork. Its accuracy-based ranking correlation is bad. In Dong & Yang (2020), a reduced Kendall's tau-b rank correlation coefficient of 0.47 has been obtained on NAS-Bench-201 when using this approach. The accuracy estimation is thus non-conclusive and will mislead any NAS search strategy.

To overcome the aforementioned issues, we propose a new training methodology for supernetworks to preserve the Pareto ranking of sub-networks in HW-NAS and avoid additional ranking correction steps. The contributions of this paper are summarized as follows:

- We define the **Pareto ranking as a novel metric** to compare HW-NAS evaluator in the multi-objective context. Our study shows that optimizing this metric while training the supernetwork increases the Kendall rank correlation coefficient from 0.47 to 0.97 for a Vanilla Weight-sharing NAS.
- We introduce a novel **one-stage weight-sharing supernetwork training methodology**. The training optimizes the task-specific loss function (e.g. cross-entropy loss) and a Pareto ranking listwise loss function to select the adequate operation per layer accurately.
- During training, we prune the operations that are the least likely to be in the architecture of the optimal Pareto front. The pruning is done by overlapping the worst Paretoranked sub-networks and removing the operations that are only used in these sub-networks.

We demonstrate that using our methodology on three different search spaces, namely NAS-Bench-201 (Dong & Yang (2020)), DARTS (Liu et al. (2019)) and ProxylessNAS search space (Cai et al. (2019)), we achieve a higher Pareto front approximation compared to current state-of-the-art methods. For example, we obtained 97% Pareto front approximation when One-Shot- NAS-GCN (Chen et al. (2021)) depicts only 87% on NAS-Bench-201.

2 BACKGROUND & RELATED WORK

This section summarizes the state-of-the-art in accelerating multi-objective optimization HW-NAS.

2.1 ACCELERATING HARDWARE-AWARE NAS

Given a target hardware platform and a DL task, **Hardware-aware Neural Architecture Search** (**HW-NAS**) (Benmeziane et al. (2021)) automates the design of efficient DL architectures. HW-NAS is a multi-objective optimization problem where different and contradictory objectives, such as accuracy, latency, energy consumption, memory occupancy, and chip area, have to be optimized. HW-NAS has three main components: (1) *the search space* ,(2) *the evaluation method* and (3) *the*



Figure 1: Our Pareto Rank-Preserving Training methodology for Supernetwork. The strongest shades illustrate the most important operations for each layer at each iteration. α_o^l corresponds to the parameter alpha associated with layer *l*, operation *o*.

search strategy The main time-consuming component in HW-NAS is the evaluation method. Several state-of-the-art works (White et al. (2021)) have been proposed to alleviate this problem.

Predictor-based methods (Ning et al. (2020); Lomurno et al. (2021)) are the most popular strategies where machine learning models are used to predict the accuracy or latency from the architecture features (e.g. number of convolutions, widening factor, etc.) or its representation using Graph Neural Networks (GNN) (Ning et al. (2020)) and Recurrent Neural Networks (RNN) (Lomurno et al. (2021)). However, these methods are not flexible to different search spaces as they require training a sampled dataset and then training the predictor.

Weight-sharing approaches (Chu et al. (2021); Chen et al. (2021); Zhao et al. (2021); Guo et al. (2020)), on the other hand, define the search space as a supernetwork. In each layer, the supernetwork combines the results of possible operations. A sequence of operations from the input to the output is called a sub-network and constitutes a possible architecture. Training the supernetwork consists of training several paths at once. The input is forwarded through a series of parallel operations whose outputs are summed after each layer. There are two main issues when training a supernetwork:

- 1. The order of the sampled sub-networks matters: Assume we have two sub-networks A and B. Both A and B start with the same operation op_1 in layer 1. During the first training iteration, A is sampled and op_1 weights are adjusted. The second iteration samples B and adjusts op_1 weights again. If we want to evaluate A, we would use the new adjusted weights of op_1 which degrades the estimation.
- 2. **Unfair Bias:** Sub-networks with an initial better task-specific performance are more likely to be sampled next and maintain a higher coefficient in one-stage supernetwork. Fairnas (Chu et al. (2021)) defines strict fairness constraints that ensure that each operation's weights are updated the same amount of times at each stage.

2.2 MULTI-OBJECTIVE OPTIMIZATION IN HW-NAS

Optimizing conflicting objectives simultaneously requires the definition of a decision metric. In multi-objective optimization Batista et al. (2011), this metric is the dominance criteria. In a two-objectives minimization problem, dominance is defined as: If s_1 and s_2 denote two solutions, s_1 dominates s_2 ($s_1 \succ s_2$) if and only if $\forall i \ f_i(s_1) \le f_i(s_2)$ AND $\exists j \ f_j(s_1) < f_j(s_2)$. f_i and f_j are conflicting objective functions such as latency and accuracy.

Using the dominance, there is no single solution that dominates all the others. We instead build the *Pareto front*; the set of all dominant solutions. The Pareto front approximation is evaluated using the hypervolume metric. The hypervolume measures the area dominated by a Pareto front approximation P and a reference point. The reference point is defined as an architecture with a high

latency and low accuracy (furthest from the optimal points). The maximization of hypervolume leads to a high-qualified and diverse Pareto front approximation set.

In HW-NAS, computing the hardware efficiency is expensive due to the time-consuming deployment and measurements on the hardware. Using multiple performance estimators is thus popular Hu et al. (2019); Elsken et al. (2019); Lu et al. (2020); Huang & Chu (2021). Current multi-objective HW-NAS approaches focus on optimizing the search algorithm at the expense of poor performance estimators. However, using a performance estimator per objective is not optimal Benmeziane et al. (2022b). In this paper, we present an original weight-sharing technique that directly predicts a multi-objective metric, called *Pareto ranking*.

3 Methods

The core motivation for a novel training methodology is to achieve an efficient sub-networks evaluation for HW-NAS. The proposed training methodology must preserve the Pareto ranking between different sub-networks while reducing the overall search time.



 Task-specific weights
 Input

 w_{i_1} w_{i_2}
 w_{i_1} w_{i_2}

 Conv 3x3
 Conv 1x1

 Avg Pool 3x3

 α_{i_3} + α_{i_2}
 u_{i_1} + u_{i_3}

 Layer,

 Operation selection scores

Figure 2: Illustration of the Pareto rank and F_i



3.1 PARETO RANKING

In this section, we define the Pareto ranking metric used to train and evaluate the supernetwork.

Pareto Ranking Solving the multi-objective optimization problem on a set of sub-networks results in a Pareto front. This set of architectures in this front is denoted as F_1 , i.e., all the architectures have a rank of 1. We achieve the lower ranks by successfully solving the problem on the set of subnetworks pruned from the previous solutions. The lowest rank is assigned to the sub-networks that do not dominate any sub-network. We formally define the Pareto ranking in equation 1, where S is the entire supernetwork, $F_{k'}$ is a set of sub-networks ranked k', and \succ is the dominance operation.

Using this ranking, multiple architectures may have the same rank. This happens when none of them can dominate the others.

a is ranked k
$$\iff \forall \hat{a} \in S - \bigcup_{s_i \in F_{k'} \land k' < k}, \ \hat{a} \succ a$$
 (1)

Pareto Ranking Correlation. We evaluate the quality of an estimator using ranking correlations such as Kendall's tau-b Correlation or Spearman Correlation. Kendall's tau-b determines whether there is a monotonic relationship between two variables and is suitable when variables contain many

tied ranks Benmeziane et al. (2021), which is our case. In the rest of the paper, we compute Kendall's Tau-b correlation between the ground truth ranks (i.e. the Pareto ranks obtained from independently training the sub-networks), and the Pareto ranks obtained by evaluating each architecture with the supernetwork shared weights.

3.2 PARETO RANK-PRESERVING TRAINING

Our training methodology aims at preserving the Pareto ranking obtained by the weight-sharing evaluation.

Figure 3 shows a representation of the supernetwork definition and the different parameters we aim to learn. A sub-network is a path from the input to the output. All extracted sub-networks are of the same depth. We train the supernetwork with two goals: 1) enhance the task-specific loss function by adjusting W, the task-specific weights of the original model associated with the neural network operations such as the kernels in convolution, and 2) improve the Pareto ranking loss between its different paths by adjusting α , the weights associated with the operation selection. α measures which operation is critical and which one is selected.

Algorithm 1 and figure 1 summarize the training procedure.

- Step 1: Train with Strict Fairness We train our supernetwork using FairNAS (Chu et al. (2021)) strict fairness constraint. This step adjusts the weights of all the sub-networks W and gives a good starting point for the Pareto ranking training. Additionally, the accuracy estimation on the task-specific loss at this point is well estimated. We use these estimations to compute the true Pareto ranks in case no accuracy was provided by the benchmark.
- Step 2: Pareto ranking training For each iteration, we apply:

- Training to solve the task: A mini-batch is sampled from the training set, and a subnetwork is chosen according to each operation's highest α . The operation's weights are updated using the task-specific loss, e.g., cross-entropy loss for image classification.

- **Pareto rank training:** In this phase, we purposefully bias the training towards better Pareto-ranked architectures using the α parameters. α parameters are trained using the loss function provided in equation 2. During the forward pass, we Pareto rank the sampled sub-networks. We compute the number of times an operation op_i appears in layer l_j on N top-ranked sub-networks, denoted as $g(op_i, l_j)$. N is a hyperparameter defined before training. We denote by $\hat{g}(op_i, l_j)$, the ground truth. Equation 2 computes the hinge loss over all layers in the sampled sub-networks and compares the number of times the operation with the highest α appears in the predicted Pareto front and the ground truth one.

$$L = \sum_{j=1}^{L} \sum_{i,g(op_i,l_j) > \hat{g}(op_i,l_j), i \neq \arg\max(\alpha)} \max[0, m - g(\arg\max(\alpha), l_j) - \hat{g}(op_i, l_j)]$$
(2)

We adjust each operation's α parameters and compute each sampled sub-network's latency using a lookup table. We define the predicted Pareto score according to $P_s = \sum_{op \in a} \alpha_{op}$, i.e., the sum of selected operations' alpha values. Next, we compute the listwise ranking loss defined by the cross entropy between the ranking scores and the Pareto ranks (ground truth).

• Step 3: Pruning by Pareto Ranking Sub-networks We drop sub-networks furthest from the optimal Pareto front to accelerate the training. First, we select the sub-networks belonging to the two first Pareto ranks. Then, based on the hypervolume improvement (HVI) (Emmerich et al. (2011)), we select *n* sub-networks. The operations never used by any sub-network in this selection are removed for each layer. Equation 3 illustrates how the hypervolume improvement is computed in this context. o_{ij} denotes operation *i* in layer *j*. HV denotes the hypervolume function and $\{S_{o_{ij}}\}$ denotes the set of sampled sub-networks using operation *i* in layer *j*.

$$HVI(o_{ij}, P) = HV(P \bigcup \{S_{o_{ij}}\}) - HV(P - \{S_{o_{ij}}\})$$
(3)

Finally, going over all the layers to select the operations with the highest α would suffice to find the most efficient DNN within the search space.

Figure 4 shows the training results. We compare our methodology to FairNAS (Chu et al. (2021)) strict fairness training. During training, the Pareto ranking correlation increases with the quality of the estimations. When using our training methodology without considering the alpha parameters, the ranking correlation saturates at 0.7. FairNAS achieves the same behaviour with reduced variance among the different training runs. However, if we consider the alpha parameters, the selection is more efficient and the architectures' rankings are well represented with 0.94.



Figure 4: Training performance computed with the Kendall's Tau Correlation between the independently trained Pareto ranks and the estimated Pareto ranks obtained by training the supernetwork.

Algorithm 1 Supernetwork Training Algorithm

Input: Search space S, number of epochs for fairness training N_f , number of epochs for Pareto training N_p , Supernetwork parameters (W, α) , training dataloader D, task-specific loss Loss, Pareto raking loss $Loss_{PR}$, number of sampled sub-network n

procedure TRAIN

Initialize W and α for each operation in Supernetwork Strict fairness training for N_f epochs for i=1 to N_p do for data, labels in D do Build model with $argmax(\alpha)$ following step 2 Reset gradients to zero for all W parameters Calculate gradients based on Loss, data, labels and update W by gradients end for

Sample *n* sub-networks, *models* Compute: Pareto rank of models, $Loss_{PR}$ between scores and Pareto rank. Update α by gradients end for end procedure

4 **EXPERIMENTS**

In this section, we evaluate our training methodology on three search spaces: NAS-Bench-201 (Dong & Yang (2020)), DARTS (Liu et al. (2019)) and ProxylessNAS Search space (Cai et al. (2019)).

4.1 **Setup**

Search Spaces: Several search spaces have been used to evaluate our method's performance. NAS-Bench-201 (Dong & Yang (2020)) is a tabular benchmark that contains 15k convolutional neural networks. Each architecture is trained on CIFAR-10, CIFAR-100 and ImageNet-16-120 (Chrabaszcz et al. (2017)). We use the latency values obtained from HW-NAS-Bench (Li et al. (2021)). DARTS Liu et al. (2019) is a supernetwork benchmark that contains 10^{18} architectures. Each architecture is trained on CIFAR-10 and is transferable to ImageNet. We also validate our methodology on ImageNet using ProxylessNAS search space Cai et al. (2019) whose size goes to 6^{19} . All training hyperparameters are listed in Table 5 in Appendix F.

Anabitaatuma	Edge GPU Mobile Phone : Pixel 3				HW	GPU		
Architecture	Top-1	Params	Latency	Top-1	Params	Latency	Aware	Days
	Test Acc.	(M)	(ms)	Test Acc.	(M)	(ms)		
DARTS Liu et al.	68.3 ± 0.08	3.4	5.36	68.3 ± 0.08	3.4	11.4	No	4
(2019)								
ENAS Pham	53.89 ± 0.16	4.6	6.32	53.89 ± 0.16	4.6	19.8	No	0.16
et al. (2018)								
GDAS Dong &	90.89 ± 0.08	3.4	5.21	90.89 ± 0.08	3.4	10.36	No	0.21
Yang (2019)								
FairNAS Chu	93.23±0.18	3.2	4.68	92.4 ± 0.15	3.6	8.65	Yes	10
et al. (2021)								
PRP-NAS-BL	92.34 ± 0.05	3.0	2.3	89.54 ± 0.07	2.8	3.6	Yes	2
(Ours)								
PRP-NAS-BA	94.37 ± 0.02	4.5	4.35	94.2 ± 0.03	4.3	5.6	Yes	2
(Ours)								
PRP-NAS-O	93.65 ± 0.01	4.3	3.64	93.74 ± 0.00	3.4	4.61	Yes	2
(Ours)								

Table 1: Comparison on NAS-Bench-201 CIFAR-10 on Edge GPU (Jetson Nano) and Mobile phone (Pixel 3).

4.2 SEARCH RESULTS

In these experiments, we consider two objectives: accuracy and latency (inference time). The latency is either given by HW-NAS-Bench (Li et al. (2021)), or computed using a lookup table as explained in section 3.



Figure 5: Pareto front approximation comparison on CIFAR-10 and ImageNet.

Figure 5 shows the Pareto front approximations obtained using different methods on NAS-Bench-201 for CIFAR-10 and ProxylessNAS Search space for ImageNet. We obtain a 10% hypervolume increase on NAS-Bench-201 and a 43% hypervolume increase on ImageNet compared to the best baselines: One-Shot-NAS-GCN and FairNAS, respectively.

4.2.1 SEARCH ON NAS-BENCH-201

Table 1 shows the results of our methodology on NAS-Bench-201 compared to state-of-the-art methods. PRP-NAS-BL, PRP-NAS-BA and PRP-NAS-O are three sampled architectures from our final Pareto front. BL stands for "Best Latency". BA stands for "Best Accuracy", and O stands for "Optimal". Notably, our architecture obtains highly competitive results. The optimal architecture, *PRP-NAS-O*, outperforms current state-of-the-art methods in accuracy and latency. Including hardware awareness during the search allows us to obtain flexible results according to the targeted hardware platform. Besides, multiple training runs show the stability of our method compared to other baselines. The acceleration in the search cost is mainly due to applying the pruning while training. This cost can vary according to the used GPU. We used GPU V100 to train the supernetwork. Results on other targeted platforms, can be found in Appendix B.

4.2.2 SEARCH ON IMAGENET

Similar conclusions can be extracted when searching on ImageNet. Table 2 summarizes the results. Our optimal model surpasses FairNAS-A (+1.9%) and One-Shot-NAS-GCN (+1.7%) while running faster. Training on Imagenet is time-consuming due to the difference in image resolution, which explains the increase in the search cost. We still surpass most of the methods in terms of search time. We compare two ProxylessNAS architectures; ProxylessNAS-R is specific to Mobile inference.

When using data augmentation and architecture tricks, namely Squeeze-and-excitation and AutoAugment, in the optimal architecture, we achieve 78.6% accuracy on Imagenet. However, this may affect the latency badly. On FPGA ZCU102, the latency increases from 4.63ms to 7.9ms.

4.3 RANKING QUALITY

The ranking preservation measures the quality of the evaluation component in NAS. In HW-NAS, we argue that this measure should consider the Pareto ranking instead of the independent ranks of each objective. We compare different estimators used in HW-NAS using Kendall's Tau Correlation between the predicted Pareto ranks and the Pareto ranks obtained from independently training the architectures. These latter are extracted from NAS-Bench-201. Figure 6 shows the correlation results. In general, it is more complex to train a supernetwork to respect the Pareto ranks because of the impact of the sub-networks on each other, i.e., the outputs of each layer are summed together. The increase in Kendall's tau correlation of previous weight-sharing methodology is due to the improvement in the accuracy estimation provided by the supernetwork.

Predictor-based evaluators use the learning-to-rank theory and train their predictors only to predict the ranking. Methods such as GATES (Ning et al. (2020)) or BRP-NAS (Dudziak et al. (2020)) train many independent predictors, one for each objective. HW-PR-NAS (Benmeziane et al. (2022a)) trains a single predictor to fit the Pareto ranks. However, their methodology is not flexible for supernetwork training.



Figure 6: Kendall's Tau-b correlation and hypervolume comparison using different estimators on DARTS.

4.3.1 ANALYSIS OF α parameter

Figure 7 illustrates the evolution of alpha parameters for each operation in layer 1 and 2 during the training. It clearly shows how alpha favors one operation over the others during training. At the end of the training, we take the operations with the highest alpha that represents the operations constructing architectures in the final Pareto front. If one layer has a clear candidate such as layer 1, with conv3x3 that exceeds 60%, this operation is then chosen. If a layer contains multiple operations with similar alpha values, we constructs all the path of that layer.

4.4 BATTERY USAGE PRESERVATION

The amount of energy consumed by each model can be different. It is mainly attributed to the number of multi-adds computed. We take supernetwork usage to another level by adequately scheduling the run of different sub-networks according to the system's battery life. In this experiment, the training is done with two objectives: accuracy and energy consumption. Once the training is done, only the



Figure 7: Analysis of trained alpha values for layer 1 and 2

Pareto front solutions are kept in the supernetwork, thanks to the pruning. We further select, from the final Pareto front, s architectures. In this experiment s = 5. The total size of the supernetwork is then reduced to 20.5MB, comparable to MobileNet-V3 Large with 21.11MB. We deploy the model on a smartphone application that is always on. The application repeats the inference classification of one image. The application initially uses the sub-network with the highest accuracy. We switch to a lower accurate model every five hours for a better energy preserving. Figure 8 shows the results of the system's battery life while running the application for 24 hours. We use three scenarios:

- 1. **Worst Battery Usage:** From the Pareto front, we select the most accurate architecture. This is the only architecture the application runs and is the only one loaded in memory.
- 2. Best Battery Usage: Similar to the worst battery usage, we select the most energy-efficient.
- 3. Adequate Battery Usage: We load the complete supernetwork and switch the sub-network every 5 hours.

Using this strategy helps save up to 34% of the battery life while using highly accurate models most of the time. The average accuracy of the five selected sub-networks is 75.2%.

5 CONCLUSION

This work analyzes Hardware-aware weightsharing NAS where the multi-objective context requires the estimator to preserve the Pareto rankings between sub-networks accurately. Contrary to standard baselines that independently estimate each objective, we propose a supernetwork training methodology able to preserve the Pareto rankings during the search. Using our methodology, we achieve 97% near Pareto front approximation on NAS-Bench-



Figure 8: Battery life management.

201, DARTS, and ProxylessNAS Search Spaces. We find a 77.2% accuracy model on ImageNet while only training the supernetwork for 3.8 days. Using the supernetwork capabilities, we saved up to 34% of the battery capacity with an average accuracy of 75.2%.

REFERENCES

- Mohamed S. Abdelfattah, Abhinav Mehrotra, Lukasz Dudziak, and Nicholas Donald Lane. Zerocost proxies for lightweight NAS. In 9th International Conference on Learning Representations, ICLR 2021, Virtual Event, Austria, May 3-7, 2021. OpenReview.net, 2021. URL https:// openreview.net/forum?id=0cmMMy8J5q.
- Lucas S. Batista, Felipe Campelo, Frederico G. Guimarães, and Jaime A. Ramírez. A comparison of dominance criteria in many-objective optimization problems. In *Proceedings of the IEEE Congress on Evolutionary Computation, CEC 2011, New Orleans, LA, USA, 5-8 June, 2011*, pp. 2359–2366. IEEE, 2011. doi: 10.1109/CEC.2011.5949909. URL https://doi.org/10. 1109/CEC.2011.5949909.
- Hadjer Benmeziane, Kaoutar El Maghraoui, Hamza Ouarnoughi, Smaïl Niar, Martin Wistuba, and Naigang Wang. A comprehensive survey on hardware-aware neural architecture search. *CoRR*, abs/2101.09336, 2021.
- Hadjer Benmeziane, Smaïl Niar, Hamza Ouarnoughi, and Kaoutar El Maghraoui. Pareto rank surrogate model for hardware-aware neural architecture search. In *International IEEE Symposium on Performance Analysis of Systems and Software, ISPASS 2022, Singapore, May 22-24, 2022*, pp. 267–276. IEEE, 2022a. doi: 10.1109/ISPASS55109.2022.00040. URL https://doi.org/10.1109/ISPASS55109.2022.00040.
- Hadjer Benmeziane, Smaïl Niar, Hamza Ouarnoughi, and Kaoutar El Maghraoui. Pareto rank surrogate model for hardware-aware neural architecture search. In *International IEEE Symposium on Performance Analysis of Systems and Software, ISPASS 2022, Singapore, May 22-24, 2022*, pp. 267–276. IEEE, 2022b. doi: 10.1109/ISPASS55109.2022.00040. URL https: //doi.org/10.1109/ISPASS55109.2022.00040.
- Paola Busia, Gianfranco Deriu, Luca Rinelli, Cristina Chesta, Luigi Raffo, and Paolo Meloni. Target-aware neural architecture search and deployment for keyword spotting. *IEEE Access*, 10: 40687–40700, 2022. doi: 10.1109/ACCESS.2022.3166939. URL https://doi.org/10. 1109/ACCESS.2022.3166939.
- Han Cai, Ligeng Zhu, and Song Han. Proxylessnas: Direct neural architecture search on target task and hardware. In 7th International Conference on Learning Representations, ICLR 2019, New Orleans, LA, USA, May 6-9, 2019. OpenReview.net, 2019. URL https://openreview. net/forum?id=HylVB3AqYm.
- Xin Chen, Lingxi Xie, Jun Wu, Longhui Wei, Yuhui Xu, and Qi Tian. Fitting the search space of weight-sharing NAS with graph convolutional networks. In *Thirty-Fifth AAAI Conference on Artificial Intelligence*, 2021, pp. 7064–7072. AAAI Press, 2021.
- Yukang Chen, Tong Yang, Xiangyu Zhang, Gaofeng Meng, Xinyu Xiao, and Jian Sun. Detnas: Backbone search for object detection. In Hanna M. Wallach, Hugo Larochelle, Alina Beygelzimer, Florence d'Alché-Buc, Emily B. Fox, and Roman Garnett (eds.), Advances in Neural Information Processing Systems 32: Annual Conference on Neural Information Processing Systems 2019, NeurIPS 2019, December 8-14, 2019, Vancouver, BC, Canada, pp. 6638-6648, 2019. URL https://proceedings.neurips.cc/paper/2019/hash/ 228b25587479f2fc7570428e8bcbabdc-Abstract.html.
- Patryk Chrabaszcz, Ilya Loshchilov, and Frank Hutter. A downsampled variant of imagenet as an alternative to the CIFAR datasets. *CoRR*, abs/1707.08819, 2017. URL http://arxiv.org/abs/1707.08819.
- Xiangxiang Chu, Bo Zhang, and Ruijun Xu. Fairnas: Rethinking evaluation fairness of weight sharing neural architecture search. In *International Conference on Computer Vision, ICCV 2021*, pp. 12219–12228. IEEE, 2021.
- Xuanyi Dong and Yi Yang. Searching for a robust neural architecture in four GPU hours. In *IEEE Conference on Computer Vision and Pattern Recognition, CVPR 2019, Long Beach, CA, USA, June 16-20, 2019*, pp. 1761–1770. Computer Vision Foundation / IEEE, 2019.

doi: 10.1109/CVPR.2019.00186. URL http://openaccess.thecvf.com/content_ CVPR_2019/html/Dong_Searching_for_a_Robust_Neural_Architecture_ in_Four_GPU_Hours_CVPR_2019_paper.html.

- Xuanyi Dong and Yi Yang. Nas-bench-201: Extending the scope of reproducible neural architecture search. In 8th International Conference on Learning Representations, ICLR 2020, Addis Ababa, Ethiopia, April 26-30, 2020. OpenReview.net, 2020. URL https://openreview.net/forum?id=HJxyZkBKDr.
- Lukasz Dudziak, Thomas Chau, Mohamed S. Abdelfattah, Royson Lee, Hyeji Kim, and Nicholas D. Lane. BRP-NAS: prediction-based NAS using gcns. In Hugo Larochelle, Marc'Aurelio Ranzato, Raia Hadsell, Maria-Florina Balcan, and Hsuan-Tien Lin (eds.), Advances in Neural Information Processing Systems 33: Annual Conference on Neural Information Processing Systems 2020, NeurIPS 2020, December 6-12, 2020, virtual, 2020. URL https://proceedings.neurips.cc/paper/2020/hash/ 768e78024aa8fdb9b8fe87be86f64745-Abstract.html.
- Thomas Elsken, Jan Hendrik Metzen, and Frank Hutter. Efficient multi-objective neural architecture search via lamarckian evolution. In 7th International Conference on Learning Representations, ICLR 2019, New Orleans, LA, USA, May 6-9, 2019. OpenReview.net, 2019. URL https://openreview.net/forum?id=ByME42AqK7.
- Michael T. M. Emmerich, André H. Deutz, and Jan Willem Klinkenberg. Hypervolume-based expected improvement: Monotonicity properties and exact computation. In *Proceedings of the IEEE Congress on Evolutionary Computation, CEC 2011, New Orleans, LA, USA, 5-8 June, 2011*, pp. 2147–2154. IEEE, 2011. doi: 10.1109/CEC.2011.5949880. URL https://doi.org/10.1109/CEC.2011.5949880.
- Zichao Guo, Xiangyu Zhang, Haoyuan Mu, Wen Heng, Zechun Liu, Yichen Wei, and Jian Sun. Single path one-shot neural architecture search with uniform sampling. In Andrea Vedaldi, Horst Bischof, Thomas Brox, and Jan-Michael Frahm (eds.), *Computer Vision ECCV 2020 16th European Conference, Glasgow, UK, August 23-28, 2020, Proceedings, Part XVI*, volume 12361 of *Lecture Notes in Computer Science*, pp. 544–560. Springer, 2020. doi: 10.1007/978-3-030-58517-4_32. URL https://doi.org/10.1007/978-3-030-58517-4_32.
- Hanzhang Hu, John Langford, Rich Caruana, Saurajit Mukherjee, Eric Horvitz, and Debadeepta Dey. Efficient forward architecture search. In Hanna M. Wallach, Hugo Larochelle, Alina Beygelzimer, Florence d'Alché-Buc, Emily B. Fox, and Roman Garnett (eds.), Advances in Neural Information Processing Systems 32: Annual Conference on Neural Information Processing Systems 2019, NeurIPS 2019, December 8-14, 2019, Vancouver, BC, Canada, pp. 10122-10131, 2019. URL https://proceedings.neurips.cc/paper/2019/ hash/6c468ec5a41d65815de23ec1d08d7951-Abstract.html.
- Sian-Yao Huang and Wei-Ta Chu. PONAS: progressive one-shot neural architecture search for very efficient deployment. In *International Joint Conference on Neural Networks, IJCNN 2021, Shen-zhen, China, July 18-22, 2021*, pp. 1–9. IEEE, 2021. doi: 10.1109/IJCNN52387.2021.9533470. URL https://doi.org/10.1109/IJCNN52387.2021.9533470.
- Chaojian Li, Zhongzhi Yu, Yonggan Fu, Yongan Zhang, Yang Zhao, Haoran You, Qixuan Yu, Yue Wang, Cong Hao, and Yingyan Lin. Hw-nas-bench: Hardware-aware neural architecture search benchmark. In 9th International Conference on Learning Representations, ICLR 2021, Virtual Event, Austria, May 3-7, 2021. OpenReview.net, 2021. URL https://openreview.net/forum?id=_0kaDkv3dVf.
- Ming Lin, Pichao Wang, Zhenhong Sun, Hesen Chen, Xiuyu Sun, Qi Qian, Hao Li, and Rong Jin. Zen-nas: A zero-shot NAS for high-performance image recognition. In 2021 IEEE/CVF International Conference on Computer Vision, ICCV 2021, Montreal, QC, Canada, October 10-17, 2021, pp. 337–346. IEEE, 2021. doi: 10.1109/ICCV48922.2021.00040. URL https://doi.org/10.1109/ICCV48922.2021.00040.

- Hanxiao Liu, Karen Simonyan, and Yiming Yang. DARTS: differentiable architecture search. In *7th International Conference on Learning Representations, ICLR 2019, New Orleans, LA, USA, May 6-9, 2019.* OpenReview.net, 2019. URL https://openreview.net/forum?id= S1eYHoC5FX.
- Eugenio Lomurno, Stefano Samele, Matteo Matteucci, and Danilo Ardagna. Pareto-optimal progressive neural architecture search. In Krzysztof Krawiec (ed.), *GECCO '21: Genetic and Evolutionary Computation Conference, Companion Volume, Lille, France, July 10-14, 2021*, pp. 1726– 1734. ACM, 2021. doi: 10.1145/3449726.3463146. URL https://doi.org/10.1145/ 3449726.3463146.
- Vasco Lopes, Saeid Alirezazadeh, and Luís A. Alexandre. EPE-NAS: efficient performance estimation without training for neural architecture search. In Igor Farkas, Paolo Masulli, Sebastian Otte, and Stefan Wermter (eds.), Artificial Neural Networks and Machine Learning ICANN 2021 30th International Conference on Artificial Neural Networks, Bratislava, Slovakia, September 14-17, 2021, Proceedings, Part V, volume 12895 of Lecture Notes in Computer Science, pp. 552–563. Springer, 2021. doi: 10.1007/978-3-030-86383-8_44. URL https://doi.org/10.1007/978-3-030-86383-8_44.
- Zhichao Lu, Kalyanmoy Deb, Erik D. Goodman, Wolfgang Banzhaf, and Vishnu Naresh Boddeti. Nsganetv2: Evolutionary multi-objective surrogate-assisted neural architecture search. In Andrea Vedaldi, Horst Bischof, Thomas Brox, and Jan-Michael Frahm (eds.), *Computer Vision - ECCV* 2020 - 16th European Conference, Glasgow, UK, August 23-28, 2020, Proceedings, Part I, volume 12346 of Lecture Notes in Computer Science, pp. 35–51. Springer, 2020. doi: 10.1007/ 978-3-030-58452-8\3. URL https://doi.org/10.1007/978-3-030-58452-8_3.
- Xuefei Ning, Yin Zheng, Tianchen Zhao, Yu Wang, and Huazhong Yang. A generic graph-based neural architecture encoding scheme for predictor-based NAS. In Andrea Vedaldi, Horst Bischof, Thomas Brox, and Jan-Michael Frahm (eds.), *Computer Vision ECCV 2020 16th European Conference, Glasgow, UK, August 23-28, 2020, Proceedings, Part XIII*, volume 12358 of *Lecture Notes in Computer Science*, pp. 189–204. Springer, 2020. doi: 10.1007/978-3-030-58601-0_12. URL https://doi.org/10.1007/978-3-030-58601-0_12.
- Jiefeng Peng, Jiqi Zhang, Changlin Li, Guangrun Wang, Xiaodan Liang, and Liang Lin. Pi-nas: Improving neural architecture search by reducing supernet training consistency shift. In 2021 IEEE/CVF International Conference on Computer Vision, ICCV 2021, Montreal, QC, Canada, October 10-17, 2021, pp. 12334–12344. IEEE, 2021. doi: 10.1109/ICCV48922.2021.01213. URL https://doi.org/10.1109/ICCV48922.2021.01213.
- Hieu Pham, Melody Y. Guan, Barret Zoph, Quoc V. Le, and Jeff Dean. Efficient neural architecture search via parameter sharing. In Jennifer G. Dy and Andreas Krause (eds.), Proceedings of the 35th International Conference on Machine Learning, ICML 2018, Stockholmsmässan, Stockholm, Sweden, July 10-15, 2018, volume 80 of Proceedings of Machine Learning Research, pp. 4092– 4101. PMLR, 2018. URL http://proceedings.mlr.press/v80/pham18a.html.
- Santanu Santra, Jun-Wei Hsieh, and Chi-Fang Lin. Gradient descent effects on differential neural architecture search: A survey. *IEEE Access*, 9:89602–89618, 2021. doi: 10.1109/ACCESS.2021. 3090918. URL https://doi.org/10.1109/ACCESS.2021.3090918.
- Lukas Sekanina. Neural architecture search and hardware accelerator co-search: A survey. *IEEE Access*, 9:151337–151362, 2021. doi: 10.1109/ACCESS.2021.3126685.
- Linnan Wang, Chenhan Yu, Satish Salian, Slawomir Kierat, Szymon Migacz, and Alex Fit-Florea. Gpunet: Searching the deployable convolution neural networks for gpus. *CoRR*, abs/2205.00841, 2022. doi: 10.48550/arXiv.2205.00841. URL https://doi.org/10.48550/arXiv. 2205.00841.
- Colin White, Arber Zela, Robin Ru, Yang Liu, and Frank Hutter. How powerful are performance predictors in neural architecture search? In Marc'Aurelio Ranzato, Alina

Beygelzimer, Yann N. Dauphin, Percy Liang, and Jennifer Wortman Vaughan (eds.), Advances in Neural Information Processing Systems 34: Annual Conference on Neural Information Processing Systems 2021, NeurIPS 2021, December 6-14, 2021, virtual, pp. 28454–28469, 2021. URL https://proceedings.neurips.cc/paper/2021/hash/ef575e8837d065a1683c022d2077d342-Abstract.html.

- Yuge Zhang, Zejun Lin, Junyang Jiang, Quanlu Zhang, Yujing Wang, Hui Xue, Chen Zhang, and Yaming Yang. Deeper insights into weight sharing in neural architecture search. *CoRR*, abs/2001.01431, 2020.
- Yiyang Zhao, Linnan Wang, Yuandong Tian, Rodrigo Fonseca, and Tian Guo. Few-shot neural architecture search. In Marina Meila and Tong Zhang (eds.), *Proceedings of the 38th International Conference on Machine Learning, ICML 2021, 18-24 July 2021, Virtual Event*, volume 139 of *Proceedings of Machine Learning Research*, pp. 12707–12718. PMLR, 2021. URL http:// proceedings.mlr.press/v139/zhao21d.html.

Architecture	Ed	lge GPU		Mobile I	'hone : Pixel 3 HW		GPU	
Alcintecture	Top-1	Params	Latency	Top-1	Params	Latency	Aware	Days
	Test Acc.	(M)	(ms)	Test Acc.	(M)	(ms)		
DARTS Liu et al.	73.3 ± 0.03	4.7	5.36	73.3 ± 0.03	4.7	11.5	No	4
(2019)								
ProxylessNAS Cai	75.1 ± 0.00	7.1	5.1	-	-	-	Yes	8.3
et al. (2019)								
ProxylessNAS-	-	-	-	74.6	4.0	6.8	Yes	8.3
R Cai et al.								
(2019)								
FairNAS-A Chu	75.3 ± 0.05	4.6	5.32	75.1 ± 0.06	4.3	6.84	Yes	12
et al. (2021)								
One-Shot-NAS-	75.5 ± 0.09	4.4	5.23	75.5 ± 0.09	4.4	9.4	No	4.7
GCN Chen et al.								
(2021)								
PRP-NAS-BL	68.95 ± 0.01	3.7	3.2	67.56 ± 0.05	3.1	4.8	Yes	3.8
(Ours)								
PRP-NAS-BA	77.5 ± 0.02	4.8	4.68	76.94 ± 0.02	4.4	6.13	Yes	3.8
(Ours)								
PRP-NAS-O	77.2 ± 0.03	4.6	3.68	75.6 ± 0.02	3.8	5.68	Yes	3.8
(Ours)								

A RESULTS ON IMAGENET

Table 2: Comparison on ImageNet on Edge GPU (Jetson Nano) and Mobile Phone (Pixel 3).

B ADDITIONAL RESULTS

Table 3 shows the results of our training methodology on FPGA ZCU 102 and Raspberry Pi3. Our methodology consistently outperforms state-of-the-art methods on different hardware platforms.

Architecture	FPGA ZCU102		Raspberry Pi 3			HW	GPU	
Areinteeture	Top-1	Params	Latency	Top-1	Params	Latency	Aware	Days
	Test Acc.	(M)	(ms)	Test Acc.	(M)	(ms)		
DARTS	68.3 ± 0.08	3.4	7.32	68.3 ± 0.08	3.4	45.36	No	4
ENAS	53.89 ± 0.16	4.6	8.91	53.89 ± 0.16	4.6	35.8	No	0.16
GDAS	90.89 ± 0.08	3.4	4.98	90.89 ± 0.08	3.4	41.8	No	0.21
FairNAS	92.9±0.23	3.4	5.12	92.51 ± 0.9	3.3	34.15	Yes	10
PRP-NAS-BL (Ours)	91.35 ± 0.04	3.2	3.6	88.7 ± 0.03	2.4	7.6	Yes	2
PRP-NAS-BA (Ours)	94.37 ± 0.01	4.9	6.8	93.68 ± 0.05	4.68	40.7	Yes	2
PRP-NAS-O (Ours)	93.55 ± 0.04	4.2	4.23	92.54 ± 0.02	3.6	18.5	Yes	2

Table 3: Comparisor	to baselines on	CIFAR-10 on F	FPGA ZCU-102 ar	nd Raspberry Pi3
---------------------	-----------------	---------------	-----------------	------------------

C NUMBER OF SAMPLED SUB-NETWORKS

Figure 9 shows the effect of increasing the number of sampled sub-networks on the search results. Generally, increasing the number of samples, increases the hypervolume. The hypervolume is used to evaluate Pareto front approximations. It computes the area contained by the Pareto front points found by the search and a reference point. Our reference point is set as a pre-sampled architecture from the supernetwork, with a low accuracy and high latency. When the number of sampled sub-networks is too high, each layer's output is the sum of multiple operations that can or cannot be within the final Pareto front which induces a bias when adjusting the *alpha* parameters.



Figure 9: Hypervolume analysis with increasing number of sampled sub-networks for the final Pareto front throughout the search (higher is better) on NAS-Bench-201.

D PRUNING ALGORITHM

We validate the results of our pruning algorithm by comparing the results of our algorithm with and without it in table 4. Obviously without the pruning, the search time exponentially increases from 3.8 GPU days to 8.1. However, the hypervolume improves slightly. The final most accurate architecture is in both Pareto front obtained with and without pruning. The optimal architecture using pruning is better in terms of accuracy and latency. The latency is computed on Jetson Nano Edge GPU.

Model	Test Acc (%)	Latency (ms)	Search Hypervolume	GPU days
PRP-NAS-O	93.65	3.64	423.45	3.8
PRP-NAS-O-no_pruning	92.1	3.26	433.09	15.1

Table 4: Ablation results of Pruning of Pareto ranking.

E LATENCY ESTIMATION

In this section, we compare different latency estimators to validate the use of LUT during the search. We randomly extract 1000 architectures from NAS-Bench-201 and 1000 from DARTS. We measure the exact latency on Jetson Nano for each architecture. We train two predictor-based models, namely XGBoost and MLP with 3 layers. The training dataset contains 700 architectures and 300 were used for testing. On NAS-Bench-201, the architectures have a sequential execution which made LUT the most accurate in terms of latency ranking the architectures. On DARTS, XGBoost prediction was the most suitable methods. But, LUT was not far with 0.915 against 0.942. Computing the LUT in our algorithm is simple. Using a hook during the forward function on a PyTorch model is sufficient and much more direct than calling a surrogate model. We thus use this strategy to estimate the latency in our method.



Figure 10: Comparison of latency estimators on Jetson Nano.

F TRAINING HYPERPARAMETERS

The training hyperparameters are listed in Table 5. It takes 2, 3.8, 3.8 GPU-days for NAS-Bench-201, DARTS and ProxylessNAS search space to train each supernetwork to fullness. Our training is 5x faster than previous works due to the pruning strategy. To be consistent with previous works, we do not employ data augmentation tricks such as cutout or mixup. We also do not employ any special operations such as squeeze-and-excitation. All these methods can further improve the scores on the test set.

Benchmark	Hyperparameter	Value
	Nf	20
	Np	50
	n	50
NAS-Bench-201	batch_size	128
	lr	0.01
	optim	SGD
	momentum	0.9
	Nf	30
	Np	150
	n	100
DARTS	batch_size	256
	lr	0.025
	optim	SGD
	momentum	0.9
	Nf	30
	Np	150
ProyulaseNAS	n	100
Search Space	batch_size	256
Scaren Space	lr	0.025
	optim	SGD
	momentum	0.9

Table 5: Training Hyperparameters