Computing Tractable Probabilistic Models: A Hardware Perspective

Abstract

Several deep learning models recently raised overconfidence and reliability concerns, and alternative models for trustworthy and explicit decision-making systems are on the rise. Among them, tractable probabilistic models (TPMs) have recently gained significant interest, exploiting their tractability for energy-efficient and generalpurpose inference. Yet, although "software" implementations of TPMs have shown great potential, the hardware computation and acceleration of these models is still largely underexplored. In this work, we offer a perspective on why this is the case, and elaborate on what can be done to design more efficient processors suited for TPMs. Our analysis shows that although research seems currently fragmented, several pieces of the puzzle can be combined to enable a larger use and a more efficient computation of TPMs in edge AI systems.

1 INTRODUCTION

The development of explainable, compact and trustworthy AI is essential for the next generation of decision-making systems, targeting applications in healthcare, smart systems, or automotive [Ghahramani, 2015]. In this context, deep neural networks (NNs) have become a *de facto* standard, providing at the same time state-of-the-art performance and possibilities of efficient hardware computation [Hooker, 2020]. Yet, DNNs have many known limitations, whether regarding their low interpretable nature or overconfidence [Nalisnick et al., 2019], making them potentially unsuited for explainable and trustworthy AI. Moreover, the drastic increase in DNN model size and inference costs [Marcus, 2020, Heljakka et al., 2023] introduces challenges in their computation on resource-constrained hardware. Thus, alternative or complementary models are explored, such as

probabilistic models (PMs) [Ghahramani, 2015], allowing for explicit probabilistic inference. A particularly promising direction in this line of work is exploiting tractable probabilistic models (TPMs), as they enable provably exact and efficient inference in many scenarios and have shown to be successful in many settings including speech or image recognition [Nicolson and Paliwal, 2020, Wang and Wang, 2018, Stelzner et al., 2019], semantic mapping [Zheng and Pronobis, 2019], outlier detection [Peharz et al., 2020] or neurosymbolic AI, including uncertainty estimation [Kang et al., 2024] or rule-based integration [Maene et al., 2025].

Naturally, many of those applications will benefit from being *embedded*, *i.e.* computed online by dedicated *edge devices*. Yet, the development of hardware *accelerators* for TPMs is still in its infancy compared to their DNN counterparts, practically limiting their use in resource-constrained applications (see Fig. 1 (a)). In this work, we aim to provide a perspective on this challenge by answering three questions in the remainder of this work: (i) What makes TPMs more difficult to compute on hardware (Section 2)? (i) What are the current trends in hardware acceleration of TPMs (Section 3)? (iii) What still needs to be done for the next generation of TPM accelerators (Section 4)?

2 COMPUTING TPMs

In this section, we target the first of our questions: What makes TPMs more difficult to compute on hardware?

2.1 PROBABILISTIC CIRCUITS AS TPMs

To discuss challenges related to TPMs, we use the framework of probabilistic circuits (PCs) [Choi, 2022]. PCs are probabilistic models that use computational graphs, comprising arithmetic operations, such as weighted sums \oplus and multiplication \otimes . In PCs, many inference queries can be answered with a single pass through the circuit, making them particularly suited for embedded scenarios. To




Figure 1: Illustration of the current challenges, proposed solutions and opportunities for the next generation TPM accelerators.




Figure 2: Example of a probabilistic circuit.

make the analogy with deep NNs, PCs can be decomposed into two operations, multiply-and-accumulate and product operations. Sum nodes are computed as a weighted sum, corresponding to multiply-and-accumulate, and product nodes correspond to product operations. Fig. 2 illustrates a PC over discrete variables (X_1, X_2, X_3) , representing the joint distribution $P(X_1, X_2, X_3)$ through a computational graph consisting of weighted summations and multiplications¹. PCs have recently been vectorised for better scalability and trained in mainstream deep learning frameworks such as Tensorflow and PyTorch (e.g., [Peharz et al., 2020, Loconte et al., 2024, Liu et al., 2024]).

In view of their increased use in various applications, the hardware acceleration of PCs has gained interest, targeting a whole range of platforms, such as CPUs/GPUs [Sommer et al., 2021, Liu et al., 2024], FPGAs [Sommer et al., 2018, Sommer et al., 2020a, Kruppe et al., 2022, Choi et al., 2022,

Periasamy et al., 2024, Zhang et al., 2025] and custom Application Specific Integrated Circuits (ASICs) [Shah et al., 2021a, 2022].

2.2 SPECIFICITY OF PC ACCELERATION

Generally, designing a good AI accelerator requires fast and efficient hardware, and is done in three steps: (1) identifying the most hardware-costly operations and building dedicated Processing Elements (PEs) to execute them efficiently, (2) reusing these PEs as much as possible for maximum efficiency, and (3) executing the PEs in parallel to maximise the hardware speed (throughput). As such, accelerators are benchmarked regarding their speed (in operations per second, OPS) and their efficiency (in OPS/W). As shown in Fig. 1 (a), these principles apply well to deep NNs, because: (1) the most intensive operation is multiply-and-accumulate (MAC), which can be done very efficiently at low resolution on a dedicated PE, (2) MAC is performed by every neuron of the model, leading to a large PE reuse, and (3) many neurons (hence PEs) can be computed in parallel to increase the throughput. In addition, there exist common development frameworks to directly port DNNs into hardware.

Yet, this does not apply to PCs, which are generally highresolution and more irregular, complicating these hardware acceleration principles. We consider the following two challenges:

Graph Irregularity. Typical 'scalar' PCs are relatively sparse, especially compared to deep NNs. This sparsity reduced the performance of classical accelerators. Hence, as analysed in [Shah et al., 2020], computing a PC on highly parallel GPUs leads to poor performance, as it is difficult to

¹The reader is referred to [Choi, 2022] for an in-depth introduction to PCs.

identify repeated computations and parallel threads.

Computation resolution. As variables to be computed represent probabilities, they lie in the (0,1) range. These values are successively added and multiplied, leading to potentially extremely small values at the top layers. Thus, computations require significantly higher resolution than deep NNs (typically 30-40 floating point bits for medium-sized PCs [Shah et al., 2019, Sommer et al., 2020a], requiring double precision).

3 EXISTING TPM ACCELERATORS

Based on these aforementioned challenges, we discuss currently implemented solutions, as depicted in Fig. 1 (b): What are the current trends in hardware acceleration of TPMs?

Let us consider 'software' PCs as a baseline, *i.e.*, effectively computed in a generic processor (CPU or GPU). Generic platforms use a linear 32-bit or 64-bit floating point representation, hence computing PCs (especially during training) can quickly lead to *underflow*. An underflow occurs when a computed probability falls below the smallest representable number due to limited precision, causing it to be treated as zero, which is detrimental to performance and learning. In this case, logarithmic computation is used, where multiplications become additions and additions are efficiently computed using the 'Log-Sum-Exp' (LSE) trick,

$$LSE(x_1, x_2, \dots, x_n) = c + \log \left(\sum_{i=1}^n e^{x_i - c} \right), \quad (1)$$

where $c = \max(x_1, x_2, \dots, x_n)$ and x_i represent log probabilitites. Note that the LSE function introduces a constant c, which scales the exponential values to prevent underflow. Smaller values are shifted before the linear transfer, effectively preventing underflow when exponenting the log probabilities. Here, log values x_i are encoded in 32-bit or 64-bit floating point, resulting in a large effective range in the linear domain. However, LSE necessitates customized hardware functions, because it still contains explicit log() and exp() operations, even using already existing logarithmic computing hardware blocks. Those functions can still be relatively costly to implement, thus hardware implementations are limited.

On top of LSE, there has been interest in compiling and accelerating inference on CPUs/GPUs, for instance, using the SPNC framework [Sommer et al., 2021]. SPNC uses a workflow to compile the PC for CPU or GPU execution, based on specific compiler architectures (MLIR and LLVM). The $500 \times$ to $800 \times$ observed compared to baseline learning algorithms (SPFlow) indicates that there exist large optimization possibilities in the PC graph.

3.1 PCs ON DEDICATED HARDWARE

Compared to utilising generic processors, considerably larger speed-up and efficiency can be found with dedicated hardware, spanning across FPGA (*i.e.*, reconfigurable hardware) and ASIC (*i.e.*, dedicated chips) platforms. Note that a direct comparison between different hardware is challenging, as the computation format, type of PC and benchmarks vary. Hence, we abstract this comparison into three aspects:

Quantise and compress? From the existing literature, it is clear that not all nodes in a PC need the same computation resolution, enabling the reduction of the hardware cost [Periasamy et al., 2024, Sommer et al., 2020b]. Hence, quantisation and compression techniques are a promising avenue. For instance, pruning and growing can change the shape of the PC to learn better models [Dang et al., 2022]. Going further, recent works have shown that PC compression is possible [Zhang et al., 2025] and can reduce hardware and memory costs by around 50% on average, compared to the initial PC model. Although limiting memory and hardware use, these methods do not solve the (lack of) parallelism of the PC, that remains an issue.

How to identify computation patterns? The optimal structure of a PC inherently depends on the encoded probability distribution. Thus, it is challenging to find one (or a few) repeated computations to form PEs. We consider two approaches to tackle this issue: (1) change the model's structure, or (2) adapt the hardware architecture. Regarding (1), recent tensorised PCs, such as RAT-SPN [Peharz et al., 2019] or Einsum networks [Peharz et al., 2020] allow to fix a computing structure and replicate it over the graph, significantly increasing the throughput on GPU devices during training and inference. Regarding (2), accelerators are generally coupled with a dedicated compiler to group computation 'patterns' and accelerate them in dedicated blocks (if possible in parallel). One example of such a compiler tool is GraphOpt [Shah et al., 2021a], coupled with the DPU_V2 accelerator [Shah et al., 2022]. Here, each pattern is mapped to a given PE tree, increasing the accelerator's performance. Although offering more parallelism to compute the model, transforming the structure can lead to models that are more compute-intensive than scalar PCs.

Linear or Log computing? Generally, hardware accelerators typically prefer linear computing systems. This is motivated by two reasons: (1) 'exact' linear hardware is generally much more efficient than logarithmic [Sommer et al., 2018], and (2) 'approximate' log computation, while more efficient, introduces errors that are not suitable for high-resolution PC computation. Hence, most accelerators rely on floating-point (FP) [Shah et al., 2020, Zhang et al., 2025] or Posit [Shah et al., 2021b] number systems, while other FPGA platforms allow the user to choose [Sommer et al., 2018, Periasamy et al., 2024]. Regarding (1), using a custom resolution (*i.e.* not only single or double precision)

is desirable for efficiency. This can be done by theoretically determining the best resolution [Shah et al., 2019], by iterative search [Sommer et al., 2020b] or a mix between them [Periasamy et al., 2024]. The PC can also be effectively quantised (after being partitioned) to further reduce its memory footprint [Zhang et al., 2025]. Regarding point (2), approximate computing has been recently studied to replace exact multiplications, obtaining significant power savings on FPGA hardware while limiting the accuracy loss [Yao et al.]. While this direction is promising, further research is needed.

Model-generic or Model-specific accelerator? Modelspecific accelerators directly replicate the PC graph into elementary computation blocks and compute them sequentially. This provides a tailored computation for each PC graph, yet requiring reconfigurable hardware (FPGA) [Sommer et al., 2018, Shah et al., 2020, Kruppe et al., 2022, Periasamy et al., 2024, Zhang et al., 2025]. In contrast, model-generic accelerators use a more generic approach, necessary when developing ASICs. The hardware typically comprises parallel PEs, each computing a small part of the PC. Hence, any PC can be fitted using a dedicated compiler/scheduler. The first example is DPU [Shah et al., 2020], comprising 64 parallel PEs, each PE implementing an addition or a multiplication. A main feature of the design is the use of load/store streaming units and a local scratchpad, enhancing data reuse and allowing 12× gains compared to a GPU. This architecture has been improved, based on the GraphOpt compiler [Shah et al., 2021a], leading to DPU-v2 [Shah et al., 2022], containing parallel trees of PEs, each able to perform an addition, a multiplication or being bypassed. However, the final performance gains are limited by inherent trade-offs in IC design (essentially, adding more flexibility requires more hardware, in turns degrading efficiency and/or throughput).

The current state of hardware acceleration. Based on the 'map' of existing PC-specific hardware shown in Fig. 3, we can see that while ASICs are $10-100\times$ more efficient than FPGA implementations (one order of magnitude efficiency corresponds to the space between two diagonal lines). For instance, DPU_v1 shows a throughput of 33.7 GOPS (@0.9V, 288 MHz, 8b) and a peak energy efficiency of 248 GOPS/W (@0.6 V, 113MHz, 8b), which is around $10\times$ better than FPGA-based accelerators. DPU_v2 improved the speed to be 34.6 GOPS, with a peak energy efficiency of 31.6 GOPS/W. However, as it can be seen, their computing speed stays in the same order of magnitude, which seems to indicate that the current models they accelerate can't be further parallelised. In the next section, we provide directions to improve the current situation.

4 TRENDS AND OPPORTUNITIES

Our literature review shows that solutions exist at various levels, offering two clear opportunities (O):




Figure 3: Comparison of academic accelerators for PCs: "Sommer18" is [Sommer et al., 2018] "Sommer20" is [Shah et al., 2020], "AutoPC" is [Periasamy et al., 2024], "DPU_V1" is [Shah et al., 2021a], "DPU_V2" is [Shah et al., 2022]

(O1): Even though the computation resolution remains an issue, this challenge is tackled mostly through smart *quantisation* and *compression* techniques. For model-generic ASICs, reconfiguration is key, although it is yet to be combined with online mixed-precision computation. On the other hand, compression techniques remain to be applied at larger scales on existing systems. Alternatively, it is needed to explore efficient log-computing frameworks to enable accurate and efficient PC computation.

(O2): The irregularity challenge is mostly tackled by tighter hardware/software integration. At the model level, this can be enabled through vectorisation, with proven results on GPUs. Going further, this trend is pushed by recent tensor factorisation software such as CirKit [Lab, 2024] that are yet to be demonstrated with dedicated hardware implementations. Regarding the hardware itself, novel compilation frameworks and processor architectures are both necessary to improve the throughput of current accelerator and reduce the memory overheads.

5 CONCLUSION AND PERSPECTIVES

There is now a large body of literature tackling the acceleration of TPMs are various abstraction levels. We expect to see significant gains in accelerator's performance when combining the different solutions, ideally through new standards in terms of model representation and compilation (see Fig. 1 (c)). When becoming a reality, TPMs could become the new winners of the hardware lottery [Hooker, 2020], alongside deep NNs.

References

- YooJung Choi. *Probabilistic Reasoning for Fair and Robust Decision Making*. PhD thesis, University of California, Los Angeles, 2022.
- Young-kyu Choi, Carlos Santillana, Yujia Shen, Adnan Darwiche, and Jason Cong. Fpga acceleration of probabilistic sentential decision diagrams with high-level synthesis. *ACM Trans. Reconfigurable Technol. Syst.*, sep 2022. ISSN 1936-7406. doi: 10.1145/3561514. URL https://doi.org/10.1145/3561514.
- Meihua Dang, Anji Liu, and Guy Van den Broeck. Sparse probabilistic circuits via pruning and growing. In *NeurIPS*, 2022.
- Zoubin Ghahramani. Probabilistic machine learning and artificial intelligence. *Nature*, 521(7553):452–459, May 2015. ISSN 1476-4687. doi: 10.1038/nature14541.
- Ari Heljakka, Martin Trapp, Juho Kannala, and Arno Solin. Disentangling model multiplicity in deep learning. *arXiv* preprint arXiv: 2206.08890, 2023.
- Sara Hooker. The hardware lottery, 2020. URL https://arxiv.org/abs/2009.06489.
- Mintong Kang, Nezihe Merve Gürel, Linyi Li, and Bo Li. Colep: Certifiably robust learning-reasoning conformal prediction via probabilistic circuits. *arXiv preprint arXiv:2403.11348*, 2024.
- Hanna Kruppe, Lukas Sommer, Lukas Weber, Julian Oppermann, Cristian Axenie, and Andreas Koch. Efficient operator sharing modulo scheduling for sum-product network inference on fpgas. In Alex Orailoglu, Matthias Jung, and Marc Reichenbach, editors, *Embedded Computer Systems: Architectures, Modeling, and Simulation*, pages 242–258, Cham, 2022. Springer International Publishing. ISBN 978-3-031-04580-6.
- The APRIL Lab. cirkit, October 2024. URL https://github.com/april-tools/cirkit.
- Anji Liu, Kareem Ahmed, and Guy Van den Broeck. Scaling tractable probabilistic circuits: A systems perspective. In *International Conference on Machine Learning ICML*, 2024.
- Lorenzo Loconte, Aleksanteri M Sladek, Stefan Mengel, Martin Trapp, Arno Solin, Nicolas Gillis, and Antonio Vergari. Subtractive mixture models via squaring: Representation and learning. In *International Conference on Learning Representations ICLR*, 2024.
- Jaron Maene, Vincent Derkinderen, and Pedro Zuidberg Dos Martires. Klay: Accelerating arithmetic circuits for neurosymbolic ai. In *The Thirteenth International Con*ference on Learning Representations, 2025.

- Gary Marcus. The next decade in ai: four steps towards robust artificial intelligence. *arXiv preprint arXiv:2002.06177*, 2020.
- Eric Nalisnick, Akihiro Matsukawa, Yee Whye Teh, Dilan Gorur, and Balaji Lakshminarayanan. Do deep generative models know what they don't know?, 2019. URL https://arxiv.org/abs/1810.09136.
- Aaron Nicolson and Kuldip K. Paliwal. Sum-product networks for robust automatic speaker identification. In *Proc. Interspeech 2020*, pages 1516–1520, 2020. doi: 10.21437/Interspeech.2020-1501.
- Robert Peharz, Antonio Vergari, Karl Stelzner, Alejandro Molina, Martin Trapp, Xiaoting Shao, Kristian Kersting, and Zoubin Ghahramani. Random sum-product networks: A simple and effective approach to probabilistic deep learning. In Amir Globerson and Ricardo Silva, editors, *Conference on Uncertainty in Artificial Intelligence (UAI)*, volume 115, pages 334–344. AUAI Press, 2019.
- Robert Peharz, Steven Lang, Antonio Vergari, Karl Stelzner, Alejandro Molina, Martin Trapp, Guy Van den Broeck, Kristian Kersting, and Zoubin Ghahramani. Einsum networks: Fast and scalable learning of tractable probabilistic circuits. In *International Conference on Machine Learning*, pages 7563–7574. PMLR, 2020.
- Karthekeyan Periasamy, Jelin Leslin, Aleksi Korsman, Lingyun Yao, and Martin Andraud. Autopc: An open-source framework for efficient probabilistic reasoning on fpga hardware. In 2024 22nd IEEE Interregional NEW-CAS Conference (NEWCAS), pages 21–25. IEEE, 2024.
- N. Shah, L. I. Galindez Olascoaga, W. Meert, and M. Verhelst. Acceleration of probabilistic reasoning through custom processor architecture. In 2020 Design, Automation Test in Europe Conference Exhibition (DATE), pages 322–325, 2020. doi: 10.23919/DATE48585.2020.9116326.
- N. Shah, W. Meert, and M. Verhelst. DPU-v2: Energy-efficient execution of irregular directed acyclic graphs. In *International Symposium on Microarchitecture (MICRO)*, pages 1288–1307. IEEE Computer Society, oct 2022.
- Nimish Shah, Laura I Galindez Olascoaga, Wannes Meert, and Marian Verhelst. Problp: A framework for low-precision probabilistic inference. In *Proceedings of the 56th Annual Design Automation Conference 2019*, pages 1–6, 2019.
- Nimish Shah, Wannes Meert, and Marian Verhelst. Graphopt: constrained optimization-based parallelization of irregular graphs, 2021a.
- Nimish Shah, Laura Isabel Galindez Olascoaga, Shirui Zhao, Wannes Meert, and Marian Verhelst. Dpu: Dag processing unit for irregular graphs with precision-scalable posit

- arithmetic in 28 nm. *IEEE Journal of Solid-State Circuits*, 57(8):2586–2596, 2021b.
- L. Sommer, J. Oppermann, A. Molina, C. Binnig, K. Kersting, and A. Koch. Automatic mapping of the sumproduct network inference problem to fpga-based accelerators. In 2018 IEEE 36th International Conference on Computer Design (ICCD), pages 350–357, 2018. doi: 10.1109/ICCD.2018.00060.
- Lukas Sommer, Julian Oppermann, Alejandro Molina, Carsten Binnig, Kristian Kersting, and Andreas Koch. Automatic mapping of the sum-product network inference problem to fpga-based accelerators. In 2018 IEEE 36th International Conference on Computer Design (ICCD), pages 350–357. IEEE, 2018.
- Lukas Sommer, Lukas Weber, Martin Kumm, and Andreas Koch. Comparison of arithmetic number formats for inference in sum-product networks on fpgas. In 2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pages 75–83, 2020a. doi: 10.1109/FCCM48280.2020.00020.
- Lukas Sommer, Lukas Weber, Martin Kumm, and Andreas Koch. Comparison of arithmetic number formats for inference in sum-product networks on fpgas. In 2020 IEEE 28th Annual international symposium on field-programmable custom computing machines (FCCM), pages 75–83. IEEE, 2020b.
- Lukas Sommer, Michael Halkenhäuser, Cristian Axenie, and Andreas Koch. Spnc: Accelerating sum-product network inference on cpus and gpus. In 2021 IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP), pages 53–56, 2021. doi: 10.1109/ASAP52443.2021.00015.
- Karl Stelzner, Robert Peharz, and Kristian Kersting. Faster attend-infer-repeat with tractable probabilistic models. In *Proceedings of the 36th International Conference on Machine Learning*, volume 97 of *Proceedings of Machine Learning Research*, pages 5966–5975. PMLR, 09–15 Jun 2019.
- Jinghua Wang and Gang Wang. Hierarchical spatial sum–product networks for action recognition in still images. *IEEE Transactions on Circuits and Systems for Video Technology*, 28(1):90–100, 2018. doi: 10.1109/TCSVT.2016.2586853.
- Lingyun Yao, Martin Trapp, Jelin Leslin, Gaurav Singh, Peng Zhang, Karthekeyan Periasamy, and Martin Andraud. On hardware-efficient inference in probabilistic circuits. In *The 40th Conference on Uncertainty in Artifi*cial Intelligence.

- Shen Zhang, Bin Ning, Guangyao Yan, Xinzhe Liu, Weixiong Jiang, and Yajun Ha. Quanttpm: Efficient mixed-precision quantization framework for tractable probabilistic models. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pages 1–1, 2025.
- Kaiyu Zheng and Andrzej Pronobis. From pixels to buildings: End-to-end probabilistic deep networks for large-scale semantic mapping, 2019.