GENBEN: A GENARATIVE BENCHMARK FOR LLM-AIDED DESIGN

Anonymous authors

Paper under double-blind review

Abstract

This paper introduces GenBen, a generative benchmark designed to evaluate the capabilities of large language models (LLMs) in hardware design. With the rapid advancement of LLM-aided design (LAD), it has become crucial to assess the effectiveness of these models in automating hardware design processes. Existing benchmarks primarily focus on hardware code generation and often neglect critical aspects such as Quality-of-Result (QoR) metrics, design diversity, modality, and test set contamination. GenBen is the first open-source, generative benchmark tailored for LAD that encompasses a range of tasks, from high-level architecture to low-level circuit optimization, and includes diverse, silicon-proven hardware designs. We have also designed a difficulty tiering mechanism to provide fine-grained insights into enhancements of LLM-aided designs. Through extensive evaluations of several state-of-the-art LLMs using GenBen, we reveal their strengths and weaknesses in hardware design automation. Our findings are based on 10,920 experiments and 2,160 hours of evaluation, underscoring the potential of this work to significantly advance the LAD research community. In addition, both GenBen employs an end-to-end testing infrastructure to ensure consistent and reproducible results across different LLMs. The benchmark is available at https://anonymous.4open.science/r/GENBEN-2812.

028 029

031

004

010 011

012

013

014

015

016

017

018

019

021

025

026

027

1 INTRODUCTION

032 Modern circuit design is a complex, multidisciplinary endeavor that demands expertise in numer-033 ous areas, including architecture design, performance modeling design space exploration, register-034 transfer level (RTL) implementations, design verification, physical layout, etc. (Rabaey et al., 2002; Hennessy & Patterson, 2017; Bergeron, 2012). As hardware complexity increases, so too does the overhead associated with design and verification processes, subsequently lengthening the design 037 iteration cycles (Calhoun et al., 2008). Traditional methodologies, which rely heavily on manual 038 implementations in Verilog, are being improved by Chisel (Thomas et al., 1989; Bachrach et al., 2012) and High-Level Synthesis (HLS) (Coussy & Morawiec, 2010; Gajski et al., 2012) that aim to automate RTL code generation by introducing additional abstraction layers. However, even with 040 these advancements, the verification overhead remains labor-intensive. Consequently, there is a 041 growing need for advanced agile hardware design approaches to accelerate hardware development 042 iterations. 043

With the rise of transformer-based large language models (LLMs) (Zhao et al., 2023; Winata et al., 2021; Chakrabarty et al., 2023), has opened new avenues for hardware design automation. Models
like GPT-4(OpenAI, 2023), Claude (Team, 2023), and LLaMA (Touvron et al., 2023a;; Dubey et al., 2024) have demonstrated promising results not only in natural language processing but also in programming. Within this new paradigm of LLM-Aided Design (LAD) (ICCAD-Committee, 2023; ACM-SIGDA, 2024; Huang et al., 2024), models such as WizardCoder (Luo et al., 2023) and Code-LLaMA (Roziere et al., 2023) have demonstrated significant capabilities.

Building on these advanced models, techniques like fine-tuning (Wei et al., 2021) and retrieval-augmented generation (RAG) (Lewis et al., 2020; Gao et al., 2023) have led to the development of domain-specific models and operational architectures such as GPT4AIGChip (Fu et al., 2023), AutoChip (Thakur et al., 2023c), ChatChisel (Liu et al., 2024b), and ChatCPU (Wang et al., 2024).

054 These efforts have demonstrated automated hardware design capability using LLMs. This paradigm 055 shift heralds a new wave of innovation in hardware design automation. 056

To accurately assess the efficacy of hardware code generations, several benchmarks have been intro-057 duced, such as RTLLM (Lu et al., 2024), Verigen (Thakur et al., 2023a), and VerilogEval (Liu et al., 2023). As these benchmarks are open-source on GitHub and typically consist of static tests, they can inadvertently be incorporated into training datasets, leading to misleading test results. Moreover, 060 there is a pressing need for improvements in verification coverage, evaluation metrics, and data di-061 versity. For instance, the tests in these benchmarks are relatively simple and unimodal, focusing 062 primarily on syntax and functional pass rates. This focus neglects critical metrics such as synthesiz-063 ability, debugging capabilities, and performance, power, and area (PPA)(Marakkalage et al., 2024) 064 statistics, which are essential for a comprehensive evaluation.

065 To address these limitations, we introduce GenBen, an innovative benchmark for systematic eval-066 uation of generative AI capabilities in hardware design. GenBen distinguishes itself from existing 067 works with the following key innovative enhancements:

- 068
- 069 070

071

073

075

076

077

079

081

082

084

085

087

• Enhanced Verification Coverage: We rigorously employ a standard, end-to-end verification flow to maximize the functional coverage of the developed testbench, that maps the generated stimuli to each function point of the RTL design.

- Diverse and Difficulty Tiering Dataset: GenBen showcases a multi-source, multimodal, and difficulty-tiered evaluation framework consisting of 300 tests derived from siliconproven designs, textbooks, StackOverflow, and other sources. Each test is categorized into one of three distinct difficulty levels (L1 to L3), allowing for the fine-grained and targeted enhancement of LLM capabilities in hardware designs.
- Generative Benchmark Against Data Contamination: GenBen is a generative benchmark that incorporates both static and dynamic perturbations to distinguish each test from 078 its source dataset. Additionally, we utilize a script-based generation approach to impede automated RTL code extraction by GitHub crawlers, effectively minimizing the risk of test set data leakage.
 - Enhanced Evaluation Metrics: GenBen incorporates diverse metrics to comprehensively evaluate the generated designs, including the basic syntactical/functional correctness, and Quality-of-Results(QoR)(Yu et al., 2018) metrics like synthesizability, power consumption, area utilization, timing performance, etc.
 - End-to-End Open-Source Workflow: GenBen integrates tools like Icarus Verilog(Williams, 2023), OpenLane EDA flow(Ghazy & Shalan, 2020), and Open-PDK(Edwards, 2023) to simplify the reproducibility.

The remainder of this paper is organized as follows: Section 2 presents the motivation behind Gen-Ben and reviews related work. Section 3 introduces GenBen architecture and workflow. Section 4 evaluates diverse LLMs using GenBen, and Section 5 concludes this paper.

092 093 094

091

2 **RELATED WORKS**

095 To further elucidate the necessity and impact of GenBen in advancing hardware design automation, 096 it is imperative to examine the current state of LLM-aided design (LAD) and the benchmarks used to 097 evaluate such systems. The following sections delve into the integration of LLMs in hardware design 098 and critically analyze the benchmarks for evaluating LAD, thereby establishing the foundational 099 context for our contributions.

100

102

2.1 LLM-AIDED DESIGN

103 The integration of LLMs based on transformer architectures into hardware design is transforming the 104 field, leveraging their proven capabilities in natural language processing to manage complex design 105 tasks efficiently (Vaswani, 2017; Achiam et al., 2023; Touvron et al., 2023b). These models excel across various tasks by understanding and generating human-like text, which has allowed them to ex-106 tend their utility to hardware design (Zheng et al., 2024; Nijkamp et al., 2022; Lozhkov et al., 2024; 107 Lu et al., 2023). In the domain of hardware design, significant efforts focus on employing LLMs 108 Name Conference Tests Perturbation Worst Coverage Score (%) MultiModal Difficulty tiering Metrics VeriGen (Thakur et al., 2023b) RTLLM (Lu et al., 2024) RTLLM2.0 (Liu et al., 2024a) VerilogEval (Liu et al., 2023) 16 modules 30 designs 50 designs HDLBit Coding Coding, PPA Coding, PPA Coding DATE 23 109 ASPDAC 23 ICCAD24 ICCAD 23 -52.40% 52.40% 44.64% Partial Partial 110 Partial MLLM Bench (Chang et al., 2024) Coding Knowledge, Coding, Debugging, QoR ICCAD 24 Multimodal 111 95.17% This work All criteria GenBen 112 Table 1: Comparison of Existing Work with Our Work 113 114 Toggle Coverage (%) 115 116 117 118 step n2014 n2014 n2015 m2014 m2014 when was about melegae m2015 porgate proregae and gate popeounts educiti m2014 mux2to1 vector1 vector 119 120 Figure 1: VerilogEval Test Coverage 121 122 123 to improve the generation processes and functionality of Hardware Description Languages (HDLs). Some notable projects include ChatEDA, which develops an LLM-based EDA interface that uses 124 natural language inputs to generate task-specific code (Wu et al., 2024). The GPT4AIGChip project 125 showcases the potential of LLM-driven design automation by modularizing various hardware func-126 tions designed specifically for AI accelerators (Fu et al., 2023). AutoChip combines LLMs with Ver-127 ilog compilers to iteratively generate Verilog modules (Thakur et al., 2023c), while Chip-chat inte-128 grates conversational LLM technology to design a new 8-bit microprocessor architecture (Blocklove 129 et al., 2023). Furthermore, ChatCPU explores a comprehensive LLM-Aided Design (LAD) chip de-130 sign and introduces a novel verification methodology (Wang et al., 2024), and ChatChisel employs a 131 specialized HDL to create a complex processor (Liu et al., 2024b). The integration of LLMs in these 132 methods, leveraging data-based optimization techniques such as Supervised Fine-Tuning (SFT) (Hu 133 et al., 2021; Liu et al., b; Houlsby et al., 2019; Zhang et al.; Wei et al., 2021), alongside Retrieval-

Augmented Generation (RAG) (Lewis et al., 2020; Gao et al., 2023) and prompt engineering (Cao et al.; Bulat & Tzimiropoulos; Chen et al.; Deng et al.) It is important to develop comprehensive benchmarks to mitigate the impact of pre-training and fully assess model performance in this domain.

138 139

2.2 BENCHMARKS FOR EVALUATING LAD

140 In this context, establishing benchmarks to assess the capabilities of LLMs under these adjustments 141 is crucial (Zhong & Wang, 2023; Liu et al., a). However, existing benchmarks are static and open-142 source, making them susceptible to unintentional inclusion in pre-training datasets, and there is room 143 for improvement in testbench coverage, benchmark data diversity, and the scalability of evaluation 144 metrics. For instance, although Verigen (Thakur et al., 2023a) evaluated 17 designs after fine-tuning 145 CodeGen (Nijkamp et al., 2022), the assessments mainly targeted simple and small-scale circuit 146 designs, and these benchmarks are not open source. RTLLM (Lu et al., 2024) and RTLLM2.0 (Liu 147 et al., 2024a) provided 30-50 testbenches for testing LLMs. These testbenches were evaluated using VCS to determine verification coverage, with the worst coverage score being approximately 52.40%, 148 as shown in Table 1. Additionally, the testbenches featured relatively simple and uniform question 149 types, and some of the mentioned evaluation tools are not open-source. VerilogEval (Liu et al., 150 2023) introduced a comprehensive dataset of 156 problems from HDLBits for automated functional 151 correctness testing of LLM-generated Verilog code. However, these benchmarks are relatively easy, 152 and models that perform best have high verification pass rates, which do not allow for further stress 153 testing as models continue to evolve. In addition, the worst verification coverage of VerilogEval is 154 relatively low at 44.63%. In order to investigate the test coverage limitation, we further analyze the 155 VerilogEval benchmark. As shown in Figure 1. RTL-Repo (Allam & Shalan, 2024), while assessing 156 the RTL Repo project, can evaluate LLM accuracy through exact matching (EM) and edit similarity 157 (ES), yet such metrics do not guarantee that the LLM-generated designs are verifiable or optimally 158 synthesizable. PyHDL-Eval (Batten et al., 2024) and VHDLEval (Vijayaraghavan et al., 2024) are domain-specific benchmarks whose data diversity and evaluation metrics could be further enriched. 159 HDLEval (Zakharov & Renau) initiated a multifunctional benchmark that uses rapid engineering 160 techniques to overcome syntactical differences across HDLs and adopts formal verification methods 161 to assess code generated across multiple HDLs. However, there is still room to enhance testbench

coverage and the richness of question types. ChipGPTV (Chang et al., 2024) proposed using visual
 representations to clarify design intentions and introduced a tiered benchmark to assess MLLM
 performance in Verilog generation, but there is still further scope to expand the diversity of code
 generation and hardware design knowledge testing metrics. A detailed comparison of existing work
 with our work can be found in Table 1.

168 2.3 PROBLEM FORMULATION

167

169

170

171

172

173

174

175

176

177

179

181

182

183

185

186

187 188

189 190

191

192 193

194

196 197

199

200

201

202

203

204

205

- 1. Verification Coverage Gaps: Existing benchmarks reveal a gap in design complexity and verification coverage. The developed testbenches often fail to adequately represent the essential function points of the included RTL designs, a situation that worsens as design complexity increases. Consequently, the limited verification coverage of generated hardware can undermine the authenticity of evaluation results.
- 2. Deficient Data Diversity: Current benchmark problems demonstrate insufficient diversity and richness in data sources and modalities. Many benchmarks sourced from educational materials are overly simplistic and lack silicon validation. Furthermore, these textbased, unimodal benchmarks often fail to reflect real-world design specifications, which frequently incorporate visual schematics and timing diagrams.
- 3. Benchmark Test Set Contamination: Since these benchmarks are statically opensource on GitHub, associated RTL designs and specifications can be automatically captured by crawlers as part of the RTL language datasets. Evolving LLMs like GPT-4, Claude, and Llama 3 may inadvertently incorporate this data during pre-training, resulting in data leakage and contamination of the test set.
 - **4. Limited Evaluation Metrics:** Existing benchmarks focus primarily on syntax and functional pass rates, neglecting critical QoR metrics such as PPA statistics and synthesizability. This oversight can lead to an incomplete evaluation of the generated designs.
- 3 DESIGN & PHILOSOPHY

In this section, we introduce the detailed GenBen design including workflow, dataset collection, task construction, data perturbation, quality enhancement, and question generation.

3.1 DESIGN STRATEGIES OF GENBEN

Targeting the challenges in Section 2.3, the GenBen design incorporates the following strategies:

- **Improved Dataset Diversity:** Curated from sources like GitHub, silicon-proven projects, and StackOverflow, featuring objective (knowledge) and subjective (coding, debugging, design optimization) tests, categorized into three difficulty levels (Table 2).
 - **Coverage-Enhanced TestBench:** The quaility of testbench are enhanced in line, toggle, and functional coverage by our experts to ensure fine-grained verification.
 - **Perturbed Generative Benchmark:** Employs perturbation strategies during test generation and evaluation to defend against memorization.
- **Multi-Dimensional Evaluation:** Design five dimensions and 12 sub-items featuring QoR aware mechanism as shown in (Table 5), enabling flexible, custom benchmarks.
- 206 207 208
- 3.2 GENBEN FRAMEWORK & WORKFLOW

The GenBen framework has below key components: a pre-processed test set, a task generator, a dy namic perturbator, a response collector, an evaluation suite, a report analyzer, and a scoring module.

Evaluation begins with the user providing the API of the model and modality information as shown in Figure 2.B. GenBen then generates test tests from the test dataset \mathcal{D} using scripts, denoted as \mathcal{T} which remain consistent for each evaluation tests. Subsequently, the dynamic perturbation component applies surface-level perturbations to \mathcal{T} , resulting in a transformed set \mathcal{T}' . These perturbations introduce slight variations for dynamic evaluation. GenBen collects responses from the model for

230

231 232

241

242

243

244

245

246

247



Figure 2: GenBen Pipeline

Table 2: Difficulty Tiering

Categories	Description
L1 (Simple)	Suitable for initial evaluation, focusing on fundamental concepts and straightforward tests
L2 (Intermediate)	Involving more complex tests and requiring robust problem-solving skills.
L3 (Tough)	Tackling real-world design challenges and requiring advanced reasoning & implementation capabilities

both \mathcal{T} and \mathcal{T}' using a unified prompt template. These responses are then fed into the evaluation suite, which performs checks and executions to validate the outputs. GenBen simulates the generated answers and corresponding testbenches using Icarus Verilog (Iverilog) to obtain reports on syntax and functional correctness. Designs that pass the functional tests undergo further physical implementation using the open-source SkyWater 130nm Process Design Kit (PDK)(sky, 2020) and the OpenLane flow. Within OpenLane, the Yosys(Wolf et al., 2013) component extracts data on synthesizability, area, and power, while OpenSTA(Cherry, 2023) handles timing-related data extraction. The report analyzer then extracts metric-related information from the evaluation results. This information is passed to the scoring module, which evaluates the performance of the model based on predefined metrics and generates the final results.

3.3 **BENCHMARK DATASET CONSTRUCTION**

252 Our dataset construction process is illustrated in Fig-253 ure 2.A. We collected hardware-related content from 254 across the web, which was then meticulously cu-255 rated by a team of 10 domain experts. These experts 256 screened the data for correctness, completeness, and 257 diversity, with a particular focus on sampling from 258 silicon-proven projects. For selected code tests, we en-259 hanced their testbenches to ensure robust evaluation as 260 shown in Section 3.3.1; for debug test, we refined them 261 as shown in Seciton 3.3.2.

262 The collected and refined content was then filtered 263 and categorized into three types of tests: knowledge, 264 design, and debugging. To mitigate the interference 265 of publicly available pre-training data on the evalu-266 ation, we introduced static perturbations. Using a 267 multi-agent system combined with human feedback as shown in Figure 2.C, we applied perturbations to the 268 tests, transforming them into new content at the token 269 sequence level.



Figure 3: Dataset of GenBen

Table 3: Test Categories in GenBen

Test	Amount	Description	
Knowledge Master	75	Focus on evaluating the grasp	o of the LLM on fundamental hardware concepts and principles.
Knowledge Transfer	69	Apply concepts to new and c	omplex scenarios for generalization.
Design	99	Divide the difficulty based or	the number of lines of code, type, and design time.
Debug	57	Distinguish the difficulty of c	correcting syntax/function/combination errors.
Multimodal	60	Incorporate both textual and	visual inputs.
The updated tests	were the	en tiered according to d	liffi-
propries of tests. of	niective to	ests (assessing basic kn	owl-
edge understandin ensures comprehe	ig and tra	nsfer), design tests, deb 1-to-end evaluation of th	bugging tests, and multimodal tests. This mapping ne knowledge and capabilities of the LLM.
Ultimately,the Ge	nBen test	as are shown in Table 3	with distribution across difficulty levels.
3.3.1 Testben	CH COV	erage Enhancemen	Т
Following the pre	paration	of the GenBen datasets	s, we proceed to build testbenches for each RTL
design to enhance	the verifi	ication coverage of gene	erative designs. We rigorously employ a standard,
end-to-end verific	ation flo	w that ensures a point-	to-point mapping between the generated stimuli
and the functional	coverage	e checklist. By employi	ing constraint randomization and coverage-driven
generated PT de	sign the	reby maximizing the eff	ficacy of benchmarking LAD canabilities
generated KTL de	sign, mei	eby maximizing the en	leacy of benchmarking LAD capabilities.
3.3.2 DEBUG T	'est Des	SIGN	
Moreover, the del	ougging p	process is a critical step	o in the integrated circuit design flow and should
not be omitted fro	m bench	marking: real-world ha	rdware design often involves identifying and cor-
recting errors. Th	erefore, v	we introduce debugging	g tests in GenBen. We categorize them into three
types: syntax erro	rs, functi	onal errors, and a hybri	d of both. By injecting errors into correct designs,
we create debuggi	ng datase	ets that require LLMs to	b locate and fix the erroneous code.
2.4 D D			
5.4 DATA PERT	URBATIC)N	
	• • .		
Building upon 1	nsignts	to mitigate notantial	memorization bioson in AI models.
a perturbation s	types	of perturbations:	incidentiation blases in Al models. We wrface and semantic as shown in Table 4
implemented two	s types	or perturbations. s	Surface-level perturbations alter the phrasing
TT-1.1.4	Darieta 1. 1	ing Cataonai a	of a question without changing its core mean
Table 4: 1	Perturbat	ion Categories	ing For instance the prompt "Design a 128r22
Perturbation Decor	intion		RAM module" might be rephrased as "Con-
Surface Parapl	hrase: don't	change reference solution	struct a memory module with 128 addresses
Semantic Gener	alization: w	ill change reference solution	and 32-bit data width" As illustrated in Fig-
			ure 2.C. surface perturbations require a equiva-
lence check to ens	sure that t	the meaning of the task	remains unchanged.
Somentic porture	tions in	aranse the difficulty of	a task by altering its underlying meaning. For
example changing	ations ind	nease the difficulty of one from "Davian a 16	a task by alterning its underlying meaning. For bit adder" to "Design an adder that can bandle
arithmetic of two	g a prom	pents for 16-hit inputs"	requires the model to exhibit stronger reasoning
abilities It is not	essary to	valion the undated teel	s with their corresponding solutions to maintain
	cosary it	, angn the updated task	s with their corresponding solutions to maintain

- consistency as shown in Figure 2.C.
- We implemented perturbations in two stages: during the construction of GenBen, as shown in Figure 2.A, and throughout the GenBen workflow, as depicted in Figure 2.B.

324 3.4.1 STATIC PERTURBATION

326 327

328

330

331

Static perturbations are applied during the test construction phase, leveraging the multi-agent process illustrated in Figure 2.C. This process involves adding surface and semantic perturbations to candidate tests, which are then reviewed by human experts to finalize the test design. Key aspects of this stage include: 1).Abstracting concepts, definitions, and computational problems into objective questions; 2).Injecting bugs into correct code to create debugging tests; and 3).Adjusting and deriving new coding tests. These perturbations are applied at the data source level and remain unchanged once the test set is finalized.

- 332 333
- 334 335 336

337

3.4.2 DYNAMIC PERTURBATION

To further reduce the interference of pre-training data, we introduce dynamic perturbations during the evaluation process using surface-level perturbations. This stage involves generating slightly varied versions of the tests as described in Section 3.2. This provides researchers with additional insights and references for analyzing the robustness and adaptability of the LLMs.

- 341 342
- 343 344

345 346

3.5 MULTIMODAL FEATURE SUPPORT

The GenBen framework offers both unimodal and multimodal task evaluations, addressing the grow ing need for comprehensive assessment methodologies in hardware design. This feature is partic ularly important because real-world design processes often require the integration of various forms
 of data, such as textual specifications, diagrams, and architectural schematics. Understanding and
 synthesizing information from multiple modalities is crucial for effective hardware design.

In GenBen, multimodal data types include basic circuit diagrams, design architecture schematics, waveform diagrams, and tables. These data types are utilized across various test categories: knowledge questions assess the understanding of fundamental concepts and their applications; code generation tests require interpreting and translating visual schematics into HDL code; and debugging tests involve identifying and correcting errors in designs that are presented through a combination of text and visual data.

358

359 360

361

3.6 EVALUATION METRIC DESIGN

We developed a comprehensive evaluation metric system, as detailed in Table 5, which includes both basic correctness metrics and QoR metrics. The QoR metrics—encompassing synthesizability, power, area, and timing performance for evaluating the feasibility of generated designs for silicon implementation. To quantify the design optimization capability of LLMs, we normalize these QoR results against a reference design for result-aware.

367 This comprehensive approach, which 368 includes knowledge master & trans-369 fer, design generation, debugging, mul-370 timodal content and design optimiza-371 tion derived from post-synthesis, en-372 ables GenBen to systematically evaluate 373 LLM performance throughout the entire 374 hardware design process. Especially, 375 the improvement-aware metrics derived 376 from power, area, and timing analyses offer a clear and intuitive representation 377

Table	5:	Metrics	of	GenBen
	-			

Metric	Description
Knowledge Master	Basic concept without need of deduction
Knowledge Transfer	Generalization skills that need CoT or deduction
Debug Ability	Skills in issue-solving and perseverance
Code Correctness	Syntax & Function: Skills in programming
Quality of Result	Synthesizability, Power, Area & Timing

of the capability of the model to produce high-quality, manufacturable hardware designs.



Figure 5: Claude3.5 Tests

EXPERIMENTAL RESULTS

EXPERIMENTAL SETUP 4.1

Model Selection: Our study evaluated nine models, comprising six multimodal and three language models. The selected models are GPT-4-turbo, GPT-40, GPT-3.5-turbo, Claude3.5, Llama3, QWEN-vl-max, QWEN-vl-plus, GLM-4V-plus, and GLM-4.

Prompt Template: We developed a standardized prompt structure consisting of two key compo-nents: (1) a role-playing prompt and (2) a problem description prompt as shown in Figure 2.E.

Test Iteration: We employed a pass@5 evaluation strategy throughout our experiments.

Pass Rate: Finallys, we used Pass Rate (PR) to quantify the overall ability. For an problem θ_i and its LLM-generated answer θ_i^* , we had a corresponding set of correct answer in GenBen database $(x_i^0, y_i^0), (x_i^1, y_i^1), \dots, (x_i^m, y_i^m)$. For the correct solution, θ_i^* , it should produce the correct output y_i^j when applied to the input data x_i^j from the test cases. That is, $a_{\theta_i^*}(x_i^j) = y_i^j$, the test case (x_i^j, y_i^j) can be regarded as passing. Whether the answer is successfully passed can be described as $\bigwedge_{j=0}^{m} \left| a_{\theta_{i}^{*}} \left(x_{i}^{j} \right) = y_{i}^{j} \right|$, an aggregate result of all test cases. The PR are defined as:

$$\mathbf{PR} = \sum_{i=0}^{n} \frac{\bigwedge_{j=0}^{m} \left[a_{\theta_i^*} \left(x_i^j \right) = y_i^j \right]}{n} \times 100\%$$
(1)

Evaluation Criteria:

- Knowledge& debugging tests. Pass/fail criterion, comparing with reference.
- Code generation. Syntax: failed attempts receive a score of 0%. Successful attempts with warnings incur a 5% penalty per warning, with a minimum score of 60%. Function: calculated ranging from 0% to 100%. Besides, to assess QoR optimization capabilities, we conduct a normalized comparison against a reference design.

- 4.2 RESULTS ANALYSIS
- Stable Benchmark Performance: Results shown in Figure 4-12 highlight that the best model achieved a overall PR slightly above 40% but below 50%, aligning with expectations.



Effective Difficulty Tiering: Difficulty levels and PRs have a correlation. Using GPT-40 (shown in Figure 4, detailed value in Section A, Table 10) as a example, the consistent 5-10% difference in PRs across these levels.

Correlation Between Tests: The data indicates a correlation between Knowledge Mastery and coding abilities. Models that performed well in Knowledge Mastery, such as GPT-40 and Claude 3.5, also showed high scores in Debugging and Functional Correctness. This suggests that a solid understanding of fundamental concepts positively influences practical coding skills.

486 Area Hold Timing 487 GPT-3.5.turl ovement((%) 488 46.01 22.10 89.10 35.40 99.00 Claude3 98.60 20.20 OWEN-yl-may 43.40 489 32.00 16.30 78,40 45.00 19.04 OWEN-yl-nli 43.01 20.20 490 42.20 7.50 \$5.60 GLM-4V-plu 491 12.51 492 GPT-40 Claude3.5 493 Figure 13: PR of All Tests Figure 14: PR of Text Tests Figure 15: Example of QoR 494

496 Synthesizability vs. Syntax Discrepancy: Synthesizability and syntax correctness has a high in-497 consistency (91.76%), as Figure 13 and 14 shown. This discrepancy arises from the inherent dif-498 ferences in requirements between simulation and synthesis tools, exacerbated by the presence of 499 non-IEEE-compliant code in pre-training datasets. This issue highlights an area for future model 500 improvement.

501 Debugging Capabilities: Models generally exhibit stronger debugging capabilities compared to 502 code generation, which may be attributed to the additional context provided in debugging tests. 503

QoR Analysis for Top Models The QoR result for 504 GPT-40 and Claude 3.5 is presented in Figure 15. 505 GPT-40 shows stable performance across area and tim-506 ing metrics with improvement need in low-power design. On the other hand, Claude3.5 demonstrates ag-507 gressive optimization in power and area but at the cost 508 of timing violations. These insights shows the differ-509 ent trade-offs by different models.



Figure 16: Example of DP Influence

511 Ablation Experiment of Dynamic Perturbation Fig-512 ure 16 takes Llama3 as an example to illustrate the im-

513 pact of dynamic perturbations from GPT-3.5 and GPT-

4. The results demonstrate that the performance fluctuated across different test sets, with an overall 514 performance decline of approximately 9%. 515

516 517

518

510

495

5 CONCLUSION

519 In this paper, we introduce GenBen, a comprehensive benchmark designed to evaluate the capabili-520 ties of LLMs in the domain of hardware design. Unlike existing benchmarks that primarily focus on 521 code generation, GenBen offers a more holistic evaluation by encompassing debugging, optimiza-522 tion, and the chip hardening flow. By introducing perturbations and hierarchical task classification, GenBen provides a diverse range of end-to-end, open-source evaluation modalities. Our goal is 523 to establish GenBen as a catalyst for advancements in LAD, providing a reliable benchmark for 524 generative hardware designs tailored to meet real-world silicon manufacturing requirements. 525

- 526
- 527
- 528
- 529
- 530 531
- 532
- 534
- 535
- 536

540	REFERENCES
541	

- 542 Skywater sky130 pdk, 2020. URL https://skywater-pdk.readthedocs.io/en/ 543 main/. [Online].
- Josh Achiam, Steven Adler, Sandhini Agarwal, Lama Ahmad, Ilge Akkaya, Florencia Leoni Aleman, Diogo Almeida, Janko Altenschmidt, Sam Altman, Shyamal Anadkat, et al. Gpt-4 technical
 report. *arXiv preprint arXiv:2303.08774*, 2023.
- 548 ACM-SIGDA. Home, 2024. URL https://www.islad.org.
- Ahmed Allam and Mohamed Shalan. Rtl-repo: A benchmark for evaluating llms on large-scale rtl design projects. *arXiv preprint arXiv:2405.17378*, 2024.
- Jonathan Bachrach, Huy Vo, Brian Richards, Yunsup Lee, Andrew Waterman, Rimas Avižienis, John Wawrzynek, and Krste Asanović. Chisel: constructing hardware in a scala embedded language. In *Proceedings of the 49th Annual Design Automation Conference*, pp. 1216–1225, 2012.
- Christopher Batten, Nathaniel Pinckney, Mingjie Liu, Haoxing Ren, and Bruce Khailany. Pyhdl eval: An llm evaluation framework for hardware design using python-embedded dsls. In
 ACM/IEEE International Symposium on Machine Learning for CAD (MLCAD), Sep 2024.
- Janick Bergeron. Writing testbenches: functional verification of HDL models. Springer Science & Business Media, 2012.
- Jason Blocklove, Siddharth Garg, Ramesh Karri, and Hammond Pearce. Chip-chat: Challenges and opportunities in conversational hardware design. In 2023 ACM/IEEE 5th Workshop on Machine Learning for CAD (MLCAD), pp. 1–6. IEEE, 2023.
- Adrian Bulat and Georgios Tzimiropoulos. LASP: Text-to-Text Optimization for Language-Aware
 Soft Prompting of Vision & Language Models.
- Benton H Calhoun, Yu Cao, Xin Li, Ken Mai, Lawrence T Pileggi, Rob A Rutenbar, and Kenneth L Shepard. Digital circuit design challenges and opportunities in the era of nanoscale cmos. *Proceedings of the IEEE*, 96(2):343–365, 2008.
- Jialun Cao, Meiziniu Li, Ming Wen, and Shing-chi Cheung. A study on Prompt Design, Advantages
 and Limitations of ChatGPT for Deep Learning Program Repair. URL http://arxiv.org/
 abs/2304.08191.
- Tuhin Chakrabarty, Vishakh Padmakumar, He He, and Nanyun Peng. Creative natural language generation. In *Proceedings of the 2023 Conference on Empirical Methods in Natural Language Processing: Tutorial Abstracts*, pp. 34–40, 2023.
- Kaiyan Chang, Zhirong Chen, Yunhao Zhou, Wenlong Zhu, Haobo Xu, Cangyuan Li, Mengdi Wang,
 Shengwen Liang, Huawei Li, Yinhe Han, et al. Natural language is not enough: Benchmarking
 multi-modal generative ai for verilog generation. *arXiv preprint arXiv:2407.08473*, 2024.
- Xiang Chen, Ningyu Zhang, Xin Xie, Shumin Deng, Yunzhi Yao, Chuanqi Tan, Fei Huang, Luo Si, and Huajun Chen. KnowPrompt: Knowledge-aware Prompt-tuning with Synergistic Optimization for Relation Extraction. In *Proceedings of the ACM Web Conference 2022*, pp. 2778–2788. doi: 10.1145/3485447.3511998. URL http://arxiv.org/abs/2104.07650.
- James Cherry. Parallax static timing analyzer, 2023. URL https://github.com/
 parallaxsw/OpenSTA. [Online].
 - Philippe Coussy and Adam Morawiec. *High-level synthesis*, volume 1. Springer, 2010.
- Mingkai Deng, Jianyu Wang, Cheng-Ping Hsieh, Yihan Wang, Han Guo, Tianmin Shu, Meng Song,
 Eric P. Xing, and Zhiting Hu. RLPrompt: Optimizing Discrete Text Prompts with Reinforcement
 Learning. URL http://arxiv.org/abs/2205.12548.
- Abhimanyu Dubey, Abhinav Jauhri, Abhinav Pandey, Abhishek Kadian, Ahmad Al-Dahle, Aiesha
 Letman, Akhil Mathur, Alan Schelten, Amy Yang, Angela Fan, et al. The llama 3 herd of models.
 arXiv preprint arXiv:2407.21783, 2024.

630

638

642

- 594 R. Timothy Edwards. Open_pdks pdk installer for open-source tools, 2023. URL http://www. 595 opencircuitdesign.com/open_pdks/index.html. [Online]. 596
- Yonggan Fu, Yongan Zhang, Zhongzhi Yu, Sixu Li, Zhifan Ye, Chaojian Li, Cheng Wan, and 597 Yingyan Celine Lin. Gpt4aigchip: Towards next-generation ai accelerator design automation 598 via large language models. In 2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD), pp. 1–9. IEEE, 2023. 600
- 601 Daniel D Gajski, Nikil D Dutt, Allen CH Wu, and Steve YL Lin. High-Level Synthesis: Introduc-602 tion to Chip and System Design. Springer Science & Business Media, 2012. 603
- 604 Yunfan Gao, Yun Xiong, Xinyu Gao, Kangxiang Jia, Jinliu Pan, Yuxi Bi, Yi Dai, Jiawei Sun, and 605 Haofen Wang. Retrieval-augmented generation for large language models: A survey. arXiv preprint arXiv:2312.10997, 2023. 606
- 607 Ahmed Ghazy and Mohamed Shalan. Openlane: The open-source digital asic implementation flow. 608 In Proc. Workshop on Open-Source EDA Technol.(WOSET), 2020. 609
- 610 John L Hennessy and David A Patterson. Computer architecture: a quantitative approach. Morgan 611 kaufmann, 2017. 612
- 613 Neil Houlsby, Andrei Giurgiu, Stanislaw Jastrzebski, Bruna Morrone, Quentin De Laroussilhe, Andrea Gesmundo, Mona Attariyan, and Sylvain Gelly. Parameter-efficient transfer learning for nlp. 614 In International Conference on Machine Learning, pp. 2790–2799. PMLR, 2019. 615
- 616 Edward J Hu, Yelong Shen, Phillip Wallis, Zeyuan Allen-Zhu, Yuanzhi Li, Shean Wang, Lu Wang, 617 and Weizhu Chen. Lora: Low-rank adaptation of large language models. arXiv preprint 618 arXiv:2106.09685, 2021. 619
- 620 Yingbing Huang, Lily Jiaxin Wan, Hanchen Ye, Manvi Jha, Jinghua Wang, Yuhong Li, Xiaofan Zhang, and Deming Chen. New solutions on llm acceleration, optimization, and application, 621 2024. URL https://arxiv.org/abs/2406.10903. 622
- ICCAD-Committee. LLM-Aided Design Panel, 2023. URL https://2023.iccad.com/ 624 llm-aided-design-panel. 625
- 626 Yuhang Lai, Chengxi Li, Yiming Wang, Tianyi Zhang, Ruiqi Zhong, Luke Zettlemoyer, Wen-tau 627 Yih, Daniel Fried, Sida Wang, and Tao Yu. Ds-1000: a natural and reliable benchmark for data 628 science code generation. In Proceedings of the 40th International Conference on Machine Learn-629 ing, ICML'23. JMLR.org, 2023.
- Patrick Lewis, Ethan Perez, Aleksandra Piktus, Fabio Petroni, Vladimir Karpukhin, Naman Goyal, 631 Heinrich Küttler, Mike Lewis, Wen-tau Yih, Tim Rocktäschel, et al. Retrieval-augmented genera-632 tion for knowledge-intensive nlp tasks. Advances in Neural Information Processing Systems, 33: 633 9459-9474, 2020. 634
- 635 Mingjie Liu, Nathaniel Pinckney, Brucek Khailany, and Haoxing Ren. Verilogeval: Evaluating large 636 language models for verilog code generation. In 2023 IEEE/ACM International Conference on 637 Computer Aided Design (ICCAD), pp. 1–8. IEEE, 2023.
- Peng Liu, Lemei Zhang, and Jon Atle Gulla. Pre-train, Prompt and Recommendation: A Compre-639 hensive Survey of Language Modelling Paradigm Adaptations in Recommender Systems, a. URL 640 http://arxiv.org/abs/2302.03735. 641
- Shang Liu, Yao Lu, Wenji Fang, Mengming Li, and Zhiyao Xie. Openllm-rtl: Open dataset and benchmark for llm-aided design rtl generation. 2024a. 644
- 645 Tianyang Liu, Qi Tian, Jianmin Ye, LikTung Fu, Shengchu Su, Junyan Li, Gwok-Waa Wan, Layton Zhang, Sam-Zaak Wong, Xi Wang, et al. Chatchisel: Enabling agile hardware design with 646 large language models. In 2024 2nd International Symposium of Electronics Design Automation 647 (ISEDA), pp. 710–716. IEEE, 2024b.

648	
	Xiao Liu, Kaixuan Ji, Yicheng Fu, Weng Tam, Zhengxiao Du, Zhilin Yang, and Jie Tang, P-Tuning:
649	Prompt Tuning Can Be Comparable to Fine-tuning Across Scales and Tasks. In Proceedings of the
650	60th Annual Meeting of the Association for Computational Linguistics (Volume 2: Short Paners)
651	nn 61-68 Association for Computational Linguistics h doi: 10 (18653/y1/2022 acl-short 8
652	IIRL https://aclanthology.org/2022.acl-short 8
653	one neeps., / defanchology.org/2022.def Shore.o.
654	Anton Lozhkov, Raymond Li, Loubna Ben Allal, Federico Cassano, Joel Lamy-Poirier, Nouamane
034	Tazi, Ao Tang, Dmytro Pykhtar, Jiawei Liu, Yuxiang Wei, et al. Starcoder 2 and the stack v2: The
656	next generation. arXiv preprint arXiv:2402.19173, 2024.
657	Pan Lu Hritik Bansal Tony Xia Jiacheng Liu Chunyuan Li Hannaneh Hajishirzi Hao Cheng Kaj-
658	Wei Chang, Michel Galley, and Jianfeng Gao. Mathvista: Evaluating mathematical reasoning of
659	foundation models in visual contexts. arXiv preprint arXiv:2310.02255, 2023.
660	Vao Lu, Shang Liu, Oijun Zhang, and Zhiwao Xie. Btllm: An open source henchmark for design rtl.
661	and Lu, shang Liu, Qijun Zhang, and Zhiyao Are. Kumi. An open-source optimization design ful generation with large language model. In 2024 20th Asia and South Pacific Design Automation
662	Conference (ASP DAC) pp. 722-727 IEEE 2024
663	<i>Conjerence (ASI -DAC)</i> , pp. 722–727. IEEE, 2024.
664	Zivang Luo, Can Xu, Pu Zhao, Qingfeng Sun, Xiubo Geng, Wenxiang Hu, Chongvang Tao, Jing
665	Ma, Oingwei Lin, and Daxin Jiang. Wizardcoder: Empowering code large language models with
666	evol-instruct arXiv preprint arXiv:2306.08568 2023
000	
007	Dewmini Sudara Marakkalage, Eleonora Testa, Walter Lau Neto, Alan Mishchenko, Giovanni
668	De Micheli, and Luca Amarù. Scalable sequential optimization under observability don't cares.
669	In 2024 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1–6. IEEE,
670	2024.
671	
672	Erik Nijkamp, Bo Pang, Hiroaki Hayashi, Lifu Tu, Huan Wang, Yingbo Zhou, Silvio Savarese,
673	and Caiming Xiong. Codegen: An open large language model for code with multi-turn program
674	synthesis. arXiv preprint arXiv:2203.13474, 2022.
675	OpenAI. Gpt-4 technical report. Technical report, OpenAI, 2023.
676	
677	Ian M Rabaev Anantha Chandrakasan and Rorivole Nikolic Digital integrated circuits volume 1
679	Prentice hall Englewood Cliffs 2002
070	Prentice hall Englewood Cliffs, 2002.
679	 Prentice hall Englewood Cliffs, 2002. Baptiste Roziere. Jonas Gehring. Fabian Gloeckle. Sten Sootla. Itai Gat. Xiaoqing Ellen Tan. Yossi
679 680	 Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for
679 680 681	 Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023.
679 680 681 682	 Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023.
679 680 681 682 683	 Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023.
679 680 681 682 683 684	 Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailia Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri,
679 680 681 682 683 683 684 685	 Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated
679 680 681 682 683 684 685 686	 Ban W Rabacy, Analma Chandrakasan, and Borvoje Wkone. <i>Digital Integrated circuits</i>, volume 2: Prentice hall Englewood Cliffs, 2002. Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated verilog rtl code generation. In 2023 Design. Automation & Test in Europe Conference & Exhibi-
679 680 681 682 683 684 685 686 687	 Ban W Rabacy, Analma Chandrakasan, and Borvoje Wkone. <i>Digital integrated circuits</i>, volume 2. Prentice hall Englewood Cliffs, 2002. Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated verilog rtl code generation. In <i>2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)</i> pp. 1–6. IEEE. 2023a
679 680 681 682 683 684 685 686 687 688	 Ban Wi Rabacy, Analina Chandrakasan, and Borivoje Wikone. <i>Digital Integrated Circuits</i>, volume 2: Prentice hall Englewood Cliffs, 2002. Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated verilog rtl code generation. In <i>2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 1–6. IEEE, 2023a.
679 680 681 682 683 684 685 686 685 686 687 688	 Ban W Rabacy, Analma Chandrakasan, and Borvoje Wkone. <i>Digital Integrated Circuits</i>, volume 2: Prentice hall Englewood Cliffs, 2002. Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated verilog rtl code generation. In <i>2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 1–6. IEEE, 2023a. Shailja Thakur, Baleegh Ahmad, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Ramesh
679 680 681 682 683 684 685 686 687 688 689 689	 Ban W Rabacy, Analma Chandrakasan, and Borvoje Wikone. <i>Digital Integrated Circuits</i>, volume 2: Prentice hall Englewood Cliffs, 2002. Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated verilog rtl code generation. In <i>2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 1–6. IEEE, 2023a. Shailja Thakur, Baleegh Ahmad, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Ramesh Karri, and Siddharth Garg. Verigen: A large language model for verilog code generation. <i>arXiv</i>
679 680 681 682 683 684 685 686 685 686 687 688 689 690 691	 Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. arXiv preprint arXiv:2308.12950, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated verilog rtl code generation. In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1–6. IEEE, 2023a. Shailja Thakur, Baleegh Ahmad, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Ramesh Karri, and Siddharth Garg. Verigen: A large language model for verilog code generation. arXiv preprint arXiv:2308.00708, 2023b.
679 680 681 682 683 684 685 686 685 686 687 688 689 690 691 692	 Ban W Rabacy, Analma Chandrakasan, and Borvoje Wkone. <i>Digital Integrated circuits</i>, volume 2: Prentice hall Englewood Cliffs, 2002. Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated verilog rtl code generation. In <i>2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 1–6. IEEE, 2023a. Shailja Thakur, Baleegh Ahmad, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Ramesh Karri, and Siddharth Garg. Verigen: A large language model for verilog code generation. <i>arXiv preprint arXiv:2308.00708</i>, 2023b. Shailia Thakur, Iason Blocklove, Hammond Pearce, Benjamin Tan, Siddharth Garg, and
679 680 681 682 683 684 685 686 685 686 687 688 689 690 691 692 693	 Prentice hall Englewood Cliffs, 2002. Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated verilog rtl code generation. In <i>2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 1–6. IEEE, 2023a. Shailja Thakur, Baleegh Ahmad, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Ramesh Karri, and Siddharth Garg. Verigen: A large language model for verilog code generation. <i>arXiv preprint arXiv:2308.00708</i>, 2023b. Shailja Thakur, Jason Blocklove, Hammond Pearce, Benjamin Tan, Siddharth Garg, and Ramesh Karri Autochin: Automating hdl generation using llm feedback <i>arXiv preprint</i>.
679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694	 Prentice hall Englewood Cliffs, 2002. Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated verilog rtl code generation. In <i>2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 1–6. IEEE, 2023a. Shailja Thakur, Baleegh Ahmad, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Ramesh Karri, and Siddharth Garg. Verigen: A large language model for verilog code generation. <i>arXiv preprint arXiv:2308.00708</i>, 2023b. Shailja Thakur, Jason Blocklove, Hammond Pearce, Benjamin Tan, Siddharth Garg, and Ramesh Karri. Autochip: Automating hdl generation using llm feedback. <i>arXiv preprint arXiv:2311.04887</i>, 2023c.
679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695	 Jan W Rabacy, Analitia Chandrakasan, and Borrooje Kikohe. <i>Digital Integrated Circuits</i>, volume 2. Prentice hall Englewood Cliffs, 2002. Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated verilog rtl code generation. In <i>2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 1–6. IEEE, 2023a. Shailja Thakur, Baleegh Ahmad, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Ramesh Karri, and Siddharth Garg. Verigen: A large language model for verilog code generation. <i>arXiv preprint arXiv:2308.00708</i>, 2023b. Shailja Thakur, Jason Blocklove, Hammond Pearce, Benjamin Tan, Siddharth Garg, and Ramesh Karri. Autochip: Automating hdl generation using llm feedback. <i>arXiv preprint arXiv:2311.04887</i>, 2023c.
679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696	 Shan M Rabacy, Ananna Chandrakasan, and Borroje Rikone. <i>Digital integrated circuits</i>, volume 2. Prentice hall Englewood Cliffs, 2002. Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated verilog rtl code generation. In <i>2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 1–6. IEEE, 2023a. Shailja Thakur, Baleegh Ahmad, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Ramesh Karri, and Siddharth Garg. Verigen: A large language model for verilog code generation. <i>arXiv preprint arXiv:2308.00708</i>, 2023b. Shailja Thakur, Jason Blocklove, Hammond Pearce, Benjamin Tan, Siddharth Garg, and Ramesh Karri. Autochip: Automating hdl generation using llm feedback. <i>arXiv preprint arXiv:2311.04887</i>, 2023c. Donald E Thomas, Elizabeth D Lagnese, Robert A Walker, Jayanth V Rajan, Robert L Blackburn,
679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696	 Shail W Rabady, Ananda Chandrakasai, and Borroge Wikole. Digital integrated circuits, volume 2: Prentice hall Englewood Cliffs, 2002. Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated verilog rtl code generation. In <i>2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 1–6. IEEE, 2023a. Shailja Thakur, Baleegh Ahmad, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Ramesh Karri, and Siddharth Garg. Verigen: A large language model for verilog code generation. <i>arXiv preprint arXiv:2308.00708</i>, 2023b. Shailja Thakur, Jason Blocklove, Hammond Pearce, Benjamin Tan, Siddharth Garg, and Ramesh Karri. Autochip: Automating hdl generation using llm feedback. <i>arXiv preprint arXiv:2311.04887</i>, 2023c. Donald E Thomas, Elizabeth D Lagnese, Robert A Walker, Jayanth V Rajan, Robert L Blackburn, and John A Nestor. <i>Algorithmic and Register-Transfer Level Synthesis: The System Architect's</i>
679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696	 Shail W Rabady, Analma Chandrakasan, and Borroje Nikone. <i>Digital integrated circuits</i>, volume 2: Prentice hall Englewood Cliffs, 2002. Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated verilog rtl code generation. In <i>2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 1–6. IEEE, 2023a. Shailja Thakur, Baleegh Ahmad, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Ramesh Karri, and Siddharth Garg. Verigen: A large language model for verilog code generation. <i>arXiv preprint arXiv:2308.00708</i>, 2023b. Shailja Thakur, Jason Blocklove, Hammond Pearce, Benjamin Tan, Siddharth Garg, and Ramesh Karri. Autochip: Automating hdl generation using llm feedback. <i>arXiv preprint arXiv:2311.04887</i>, 2023c. Donald E Thomas, Elizabeth D Lagnese, Robert A Walker, Jayanth V Rajan, Robert L Blackburn, and John A Nestor. <i>Algorithmic and Register-Transfer Level Synthesis: The System Architect's Workbench: The System Architect's Workbench</i>, volume 85. Springer Science & Business Media,
679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698	 Shai M Rabacy, Anahua Chandrakasan, and Borroje Nikone. <i>Digital integrated circuits</i>, volume 2: Prentice hall Englewood Cliffs, 2002. Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated verilog rtl code generation. In <i>2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 1–6. IEEE, 2023a. Shailja Thakur, Baleegh Ahmad, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Ramesh Karri, and Siddharth Garg. Verigen: A large language model for verilog code generation. <i>arXiv preprint arXiv:2308.00708</i>, 2023b. Shailja Thakur, Jason Blocklove, Hammond Pearce, Benjamin Tan, Siddharth Garg, and Ramesh Karri. Autochip: Automating hdl generation using llm feedback. <i>arXiv preprint arXiv:2311.04887</i>, 2023c. Donald E Thomas, Elizabeth D Lagnese, Robert A Walker, Jayanth V Rajan, Robert L Blackburn, and John A Nestor. <i>Algorithmic and Register-Transfer Level Synthesis: The System Architect's Workbench</i>, volume 85. Springer Science & Business Media, 1989.
679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 695 696 697 698 699	 Shai Wi Kabaey, Ananina Chandrakasan, and Bolivoje Nikone. <i>Digital integrated circulus</i>, volume 2. Prentice hall Englewood Cliffs, 2002. Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Romain Sauvestre, Tal Remez, et al. Code llama: Open foundation models for code. <i>arXiv preprint arXiv:2308.12950</i>, 2023. Anthropic Team. Claude2. https://www.anthropic.com/index/claude-2, 2023. Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. Benchmarking large language models for automated verilog rtl code generation. In <i>2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 1–6. IEEE, 2023a. Shailja Thakur, Baleegh Ahmad, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Ramesh Karri, and Siddharth Garg. Verigen: A large language model for verilog code generation. <i>arXiv preprint arXiv:2308.00708</i>, 2023b. Shailja Thakur, Jason Blocklove, Hammond Pearce, Benjamin Tan, Siddharth Garg, and Ramesh Karri. Autochip: Automating hdl generation using llm feedback. <i>arXiv preprint arXiv:2311.04887</i>, 2023c. Donald E Thomas, Elizabeth D Lagnese, Robert A Walker, Jayanth V Rajan, Robert L Blackburn, and John A Nestor. <i>Algorithmic and Register-Transfer Level Synthesis: The System Architect's Workbench: The System Architect's Workbench</i>, volume 85. Springer Science & Business Media, 1989.

701 Tago Touvion, Thioadt Lavin, Gadder Izacard, Xavier Marte-Anne Eachadx, Thiodice Lacroix, Baptiste Rozière, Naman Goyal, Eric Hambro, Faisal Azhar, et al. Llama: Open and efficient foundation language models. *arXiv preprint arXiv:2302.13971*, 2023a.

- 702 Hugo Touvron, Thibaut Lavril, Gautier Izacard, Xavier Martinet, Marie-Anne Lachaux, Timothée 703 Lacroix, Baptiste Rozière, Naman Goyal, Eric Hambro, Faisal Azhar, et al. Llama: Open and 704 efficient foundation language models. arXiv preprint arXiv:2302.13971, 2023b. 705 Hugo Touvron, Louis Martin, Kevin Stone, Peter Albert, Amjad Almahairi, Yasmine Babaei, Niko-706 lay Bashlykov, Soumya Batra, Prajjwal Bhargava, Shruti Bhosale, et al. Llama 2: Open founda-707 tion and fine-tuned chat models. arXiv preprint arXiv:2307.09288, 2023c. 708 709 Ashish Vaswani. Attention is all you need. arXiv preprint arXiv:1706.03762, 2017. 710 Prashanth Vijayaraghavan, Luyao Shi, Stefano Ambrogio, Charles Mackin, Apoorva Nitsure, David 711 Beymer, and Ehsan Degan. Vhdl-eval: A framework for evaluating large language models in vhdl 712 code generation. arXiv preprint arXiv:2406.04379, 2024. 713 714 Xi Wang, Gwok-Waa Wan, Sam-Zaak Wong, Layton Zhang, Tianyang Liu, Qi Tian, and Jianmin 715 Ye. Chatcpu: An agile cpu design & verification platform with llm. In 61st ACM/IEEE Design 716 Automation Conference (DAC'24), pp. 6, 2024. 717 Jason Wei, Maarten Bosma, Vincent Y Zhao, Kelvin Guu, Adams Wei Yu, Brian Lester, Nan Du, 718 Andrew M Dai, and Quoc V Le. Finetuned language models are zero-shot learners. arXiv preprint 719 arXiv:2109.01652, 2021. 720 721 S. Williams. The icarus verilog compilation system, 2023. URL https://github.com/ steveicarus/iverilog. [Online]. 722 723 Genta Indra Winata, Andrea Madotto, Zhaojiang Lin, Rosanne Liu, Jason Yosinski, and Pascale 724 Fung. Language models are few-shot multilingual learners. arXiv preprint arXiv:2109.07684, 725 2021. 726 Clifford Wolf, Johann Glaser, and Johannes Kepler. Yosys-a free verilog synthesis suite. In Pro-727 ceedings of the 21st Austrian Workshop on Microelectronics (Austrochip), volume 97, 2013. 728 729 Haoyuan Wu, Zhuolun He, Xinyun Zhang, Xufeng Yao, Su Zheng, Haisheng Zheng, and Bei Yu. 730 Chateda: A large language model powered autonomous agent for eda. IEEE Transactions on 731 Computer-Aided Design of Integrated Circuits and Systems, 2024. 732 Cunxi Yu, Houping Xiao, and Giovanni De Micheli. Developing synthesis flows without human 733 knowledge. In Proceedings of the 55th Annual Design Automation Conference, pp. 1–6, 2018. 734 735 Farzaneh Rabiei Kashanaki Mark Zakharov and Jose Renau. Hdleval benchmarking llms for multi-736 ple hdls. 737 Yuanhan Zhang, Kaiyang Zhou, and Ziwei Liu. Neural Prompt Search. URL http://arxiv. 738 org/abs/2206.04673. 739 740 Wayne Xin Zhao, Kun Zhou, Junyi Li, Tianyi Tang, Xiaolei Wang, Yupeng Hou, Yingqian Min, 741 Beichen Zhang, Junjie Zhang, Zican Dong, et al. A survey of large language models. arXiv 742 preprint arXiv:2303.18223, 2023. 743 Tianyu Zheng, Ge Zhang, Tianhao Shen, Xueling Liu, Bill Yuchen Lin, Jie Fu, Wenhu Chen, and 744 Xiang Yue. Opencodeinterpreter: Integrating code generation with execution and refinement. 745 arXiv preprint arXiv:2402.14658, 2024. 746 747 Li Zhong and Zilong Wang. A study on robustness and reliability of large language model code 748 generation, 2023. 749 750 751 752 753 754
- 755

A APPENDIX

A.1	Concept of LLM-Aided Design	15
A.2	Quality of Results in Hardware Design	15
	A.2.1 Synthesizability	15
	A.2.2 Power, Performance, and Area (PPA)	15
	A.2.3 Total Negative Slack (TNS) and Worst Negative Slack (WNS)	16
	A.2.4 Setup and Hold Times	16
A.3	The Role of Open-Source EDA Tools in Enhancing Scientific Reproducibility	16
	A.3.1 Implementation of Open-Source EDA Tools in GenBen	17
	A.3.2 Choice of PDK for QoR Evaluation	17
A.4	Sources of Our Dataset	17
A.5	Generative Benchmark Concept and Principles	18
	A.5.1 Test Generation Algorithm	19
A.6	Experimental Results	20
A.7	Tutorial: Evaluating LLM Performance with GenBen	23
	A.7.1 Step-by-Step Instructions	23
	A.7.2 Refer to the README for Detailed Instructions	23
A.8	Open Source Declaration	23

A.1 CONCEPT OF LLM-AIDED DESIGN

LLM-Aided Design (LAD) is defined as the use of *Large Language Models* (LLMs) as a methodol ogy to assist in designing circuits, software, and computing systems with improved quality, produc tivity, robustness, and cost-effectiveness. It focuses on discussing results that leverage the significant
 advancements and innovations captured by generative AI and LLM technology to offer new methods
 and solutions for design automation targeting various applications. This concept was first introduced
 by IEEE ICCAD 2023.

A.2 QUALITY OF RESULTS IN HARDWARE DESIGN

In hardware design, *Quality of Results* (QoR) metrics are crucial for evaluating the effectiveness and efficiency of a design. These metrics encompass various aspects that determine the practicality and performance of the generated hardware. Below, we provide detailed explanations of key QoR metrics and their significance:

794 A.2.1 SYNTHESIZABILITY

Synthesizability refers to the ability of a hardware design to be translated from a high-level description into a gate-level netlist that can be fabricated. This process, known as *synthesis*, is fundamental to the hardware design flow. A design that is not synthesizable cannot be implemented in silicon, rendering it impractical for real-world applications. Ensuring synthesizability is the first step in verifying that a design can transition from concept to physical implementation. It is important to note that a design passing simulation does not guarantee it will pass synthesis, often due to syntax or structural issues that, while acceptable in simulation, do not meet the stringent requirements of synthesis tools.

A.2.2 POWER, PERFORMANCE, AND AREA (PPA)

Power, Performance, and Area (PPA) is a comprehensive set of metrics used to evaluate the efficiency of a hardware design:

• **Power**: Measures the amount of electrical power consumed by the hardware design. Lower power consumption is critical for battery-operated devices and energy-efficient systems.

810 • **Performance**: Often evaluated in terms of maximum operating frequency or throughput, 811 performance metrics indicate how fast the hardware can operate. Higher performance is 812 essential for applications requiring rapid data processing and high-speed computations. 813 • Area: Refers to the silicon area occupied by the hardware design. Minimizing area is im-814 portant for reducing manufacturing costs and enabling the integration of more functionality 815 within a given chip size. 816 817 Balancing these three aspects—power, performance, and area—is a key challenge in hardware de-818 sign, as improvements in one area often lead to trade-offs in the others. 819 In our benchmark design, to ensure consistency and efficiency in runtime and EDA script stan-820 dardization, we have unified the primary performance metric to *frequency*. Consequently, perfor-821 mance feedback is primarily provided through Total Negative Slack (TNS) and Worst Negative Slack 822 (WNS). 823 824 A.2.3 TOTAL NEGATIVE SLACK (TNS) AND WORST NEGATIVE SLACK (WNS) 825 Total Negative Slack (TNS) and Worst Negative Slack (WNS) are critical timing metrics used to 826 evaluate the timing performance of a hardware design: 827 828 • Total Negative Slack (TNS): The sum of all negative timing slacks in a design. Nega-829 tive slack indicates that a timing path does not meet its required timing constraints. TNS 830 provides an aggregate measure of timing violations across the entire design. 831 • Worst Negative Slack (WNS): Represents the most severe timing violation in the design. 832 It is the largest single negative slack value and highlights the worst-performing timing path. 833 834 Both TNS and WNS are essential for identifying and addressing timing issues, ensuring that the 835 design meets its performance requirements without violations. 836 837 A.2.4 SETUP AND HOLD TIMES 838 839 Setup and hold times are critical parameters for ensuring reliable operation of sequential circuits: 840 841 • Setup Time: The minimum time before the clock edge by which data must be stable to be correctly latched. Violations in setup time can lead to incorrect data being captured, 842 affecting the functionality of the design. 844 • Hold Time: The minimum time after the clock edge during which data must remain sta-845 ble to be correctly latched. Violations in hold time can cause data corruption, leading to 846 unpredictable circuit behavior. 847 Ensuring that setup and hold times are met is crucial for the stability and reliability of the hardware 848 design. 849 850 In summary, these QoR metrics provide a comprehensive framework for evaluating the practical 851 viability and performance of hardware designs. They are essential for ensuring that a design not only 852 meets its functional requirements but also operates efficiently and reliably in real-world applications. Moreover, addressing the syntactical and structural requirements for synthesis ensures that designs 853 are theoretically sound and practically implementable in silicon. 854 855 A.3 THE ROLE OF OPEN-SOURCE EDA TOOLS IN ENHANCING SCIENTIFIC 856 REPRODUCIBILITY 858 Open-source Electronic Design Automation (EDA) tools are key enablers of scientific reproducibil-859 ity, providing accessible alternatives to benchmarks that have traditionally relied on commercial 860 EDA tools such as *Design Compiler* and *Synopsys VCS*. 861 One of the primary advantages of open-source EDA tools is their facilitation of effortless collabora-862 tion among researchers and designers. They eliminate the need for complex legal agreements such 863

as Non-Disclosure Agreements (NDAs), allowing for straightforward sharing of designs, ideas, and



Figure 17: OpenLane Flow

materials. This ease of collaboration is particularly beneficial for integrating experts from fields like computer science, where open-source development is prevalent.

Moreover, open-source EDA tools are invaluable for educational and research purposes. They enable educators to provide students with practical insights into the design automation process. Students and researchers can modify the code, test their hypotheses, and gain a comprehensive understanding of the chip design process.

A.3.1 IMPLEMENTATION OF OPEN-SOURCE EDA TOOLS IN GENBEN

895 In our *GenBen* design process, we exclusively use open-source EDA tools. During the task construc-896 tion phase, we rely on *Verilator* to perform coverage analysis, enhancement, and refinement of the 897 testbenches. For agile execution during model testing, we use *Icarus Verilog* due to its faster com-898 pilation times, although it lacks comprehensive coverage analysis. Therefore, we employ different tools at various stages to balance efficiency and thoroughness. 899

900 Additionally, to obtain physical implementation information, we use *OpenLane*, an open-source 901 RTL-to-GDSII EDA flow, as illustrated in Figure 17. OpenLane enables us to extract critical data 902 on synthesizability, area, power, and timing, ensuring that our benchmarks are both practical and 903 reproducible using widely accessible tools.

904 905

906

884 885

887

889

890

891

892 893

894

A.3.2 CHOICE OF PDK FOR QOR EVALUATION

907 The Quality of Results (QoR) of a design can vary significantly across different Process Design 908 Kits (PDKs). To ensure consistency in our evaluations, we have chosen the open-source SkyWater 130nm PDK for QoR testing. This choice provides a standardized reference point for assessing 909 the practical viability of hardware designs, allowing for fair and comparable results across different 910 design implementations. 911

912

913 A.4 SOURCES OF OUR DATASET

914

915 The dataset for our *GenBen* benchmark is meticulously curated from a diverse array of sources to ensure comprehensive coverage of various aspects of hardware design. These sources are catego-916 rized into three levels—Level 1 (L1), Level 2 (L2), and Level 3 (L3)—based on the complexity and 917 depth of the tasks they contribute.

Level 1 (L1) sources provide fundamental tasks aimed at assessing basic knowledge and skills in hardware design. These include materials such as university textbooks, which supply essential the-oretical and practical questions for understanding core concepts. Basic code examples offer simple coding tasks to test foundational programming skills, while basic quizzes include multiple-choice and short-answer questions to evaluate basic knowledge. Additionally, *HDLBits* provides elementary hardware description language (HDL) exercises suitable for beginners.

Level 2 (L2) sources present intermediate-level tasks that require a deeper understanding and application of hardware design principles. These sources incorporate *GitHub* projects that provide realworld coding examples and projects necessitating practical implementation skills. Graduate projects contribute tasks from advanced coursework, focusing on more complex design and problem-solving abilities. Question and answer forums such as *Stack Overflow* and *GitHub Q&A* include practical debugging and problem-solving questions commonly encountered by developers, addressing realworld issues faced by practitioners.

931 Level 3 (L3) sources deliver advanced tasks that challenge the highest level of expertise in hardware 932 design. These include silicon-proven repositories, contributing tasks from projects successfully im-933 plemented in silicon, ensuring high reliability and complexity. Research textbooks provide advanced theoretical and practical problems stemming from cutting-edge research in hardware design. Peer-934 935 reviewed publications from ACM and IEEE include tasks based on recent advancements in the field. Student contests offer challenging problems from hardware design competitions, while studies in 936 advanced microarchitecture supply tasks involving sophisticated architectural design and optimiza-937 tion. Innovative projects introduce problems that push the boundaries of current technology, and 938 industrial projects provide tasks derived from real-world industrial applications, emphasizing prac-939 tical implementation and optimization. 940

941 The tasks from these varied sources are further categorized to cover a wide range of skills and knowledge areas. Tasks focused on *knowledge transfer* assess the ability to apply learned concepts 942 to new scenarios, enhancing adaptability in design approaches. Those involving code debugging 943 require identifying and correcting errors in code, which is critical for developing robust hardware 944 systems. Knowledge mastery tasks evaluate the depth of understanding of fundamental concepts, 945 ensuring a solid theoretical foundation. *Code generation* tasks necessitate the creation of new code 946 based on given specifications, testing the ability to innovate and implement design requirements 947 effectively. 948

These tasks are organized into two main categories for the GenBen benchmark: *text-based* tasks and *multimodal* tasks. Text-based tasks are purely textual, focusing on theoretical and conceptual understanding, including problem-solving and analytical reasoning. Multimodal tasks involve multiple forms of data, such as text and diagrams, to simulate real-world design challenges and provide a more comprehensive assessment of practical skills.

Figure 20 illustrates the relationship between the data sources and the final dataset. Notably, a significant portion of silicon-proven designs comes from resources such as Google FOSS and OpenCores, as shown in Figures 18 and 19.

958			Copencores and a second
959	Git repositor	ies on foss-eda-tools	
960	Name	Description	Browse Written in Any language V Stape Any stage V License Any Status V Widebore version (Any vendor V Douting Devices on Device down Parts more Naturalization on Device Centred (
961	gf <u>180mcu-pdk</u> globalfoundries-pdk/ip/gf	PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU). 180mcu Id jo sram SRAM macros created for the GF180MCU provided by GlobalFoundries.	Counts
962	globalfoundries-pdk/libs/ globalfoundries-pdk/libs/	gt180mcu fd bd sram SRAM bulld space for the GF180MCU provided by GlobalFoundries.	Constant Maximum
963	globalfoundries-pdk/libs/	gf180mcu.fd.pr. Primitives for GF180MCU provided by GlobalFoundries. gf180mcu.fd.pr. primitives for GF180MCU provided by GlobalFoundries.	Coprocessor 10
964	globalfoundries-pdk/libs/	encommente de receiver en la constante cella de la forme en provide de GlobalFoundries.	B∫DSP core ↔
965			

Figure 18: FOSS Projects of OpenMPW



966 967 968

969

957

A.5 GENERATIVE BENCHMARK CONCEPT AND PRINCIPLES

The concept of a *generative benchmark* involves creating evaluation tasks that are not directly stored in plaintext on platforms like GitHub but are instead implicitly distributed across various datasets. This approach requires the use of scripts to dynamically extract tasks, arrange options, and ran-



domize the order of questions each time they are generated. Such a methodology helps mitigate
the interference caused by a model's pre-training memory, ensuring that assessments are based on
competency rather than memorization.

The principle behind this generative approach is to ensure that each generated task remains consistent for every evaluation, thereby maintaining the objectivity and fairness of the assessments. Additionally, a control group with only surface-level perturbations is introduced, allowing for simultaneous evaluation of both groups and providing insights into the model's sensitivity to such variations.

Moreover, GenBen supports researchers in replacing or modifying the evaluation methods and tasks, as the tests, evaluation framework, and generative scripts are decoupled. This flexibility allows for the adaptation of the benchmark to different research needs and the incorporation of new evaluation strategies. Below are the test generation algorithm 1 and the evaluation flow 2, which detail the processes involved in generating and assessing the benchmark tasks.

1006 1007 1008

1009

991

A.5.1 TEST GENERATION ALGORITHM

Alg	orithm 1 Test Generation Algorithm
Rec	quire: Test dataset \mathcal{D}
Ens	sure: Generated test set \mathcal{T} and perturbed test set \mathcal{T}'
1:	Initialize test set $\mathcal{T} \leftarrow \emptyset$
2:	Initialize perturbed test set $\mathcal{T}' \leftarrow \emptyset$
3:	Load test dataset \mathcal{D}
4:	for each test $d \in \mathcal{D}$ do
5:	Generate task t from d using script
6:	Add task t to \mathcal{T}
7:	end for
8:	for each task $t \in \mathcal{T}$ do
9:	Apply surface-level perturbation to t to generate t'
10:	Add perturbed task t' to \mathcal{T}'
11:	end for
12:	
13:	return \mathcal{T} and \mathcal{T}'

GENBEN-all	model gpt-4-turbo	Knowledge Master 57.00%	Knowledge Transfer 56.00%	Debugging 40.00%	Function Correctness 21.20%	Synatx Correctness 100.00%	93.70%
GENBEN-all	gpt-40	69.00%	65.00%	52.20%	34.80%	100.00%	96.90%
GENBEN-all	gwen-vl-plus	45.00%	39.00%	32.00%	16.30%	98.00% 78.40%	90.00% 66.40%
GENBEN-all	qwen-vl-max	59.00%	49.00%	36.50%	26.50%	88.60%	78.90%
GENBEN-all	OLW-4 v-plus	51.00%	33.00%	39.00%	12.30%	71.70%	51.10%
		Table 7: Res	ults of All Test	ed Model	ls on GenBen-7	ſext	
GENBEN-text	model gpt-4-turbo	Knowledge Master 65.00%	Knowledge Transfer 62.00%	Debugging 35.60%	Function Correctness 21.30%	Synatx Correctness	Synthesizbility 89.80%
GENBEN-text	gpt-40	75.00%	70.00%	40.00%	32.00%	97.50%	96.00%
GENBEN-text GENBEN-text	gpt-3.5-turbo claude3.5	63.00% 62.00%	60.00% 58.00%	37.80%	26.70% 22.10%	98.10% 98.10%	93.30%
GENBEN-text	qwen-vl-max	60.00%	50.00%	43.40%	20.20%	84.80%	76.90%
GENBEN-text GENBEN-text	qwen-vl-plus GLM-4V-plus	52.00% 57.00%	47.00%	43.00%	20.20%	84.90% 65.60%	76.90%
GENBEN-text	llama3	68.00%	60.00%	40.00%	6.90%	85.90%	57.30%
GENBEN-text	GLM-4V-plus	57.00%	48.00%	39.20%	7.50%	65.60%	45.30%
Algorithm	2 Total Ev	aluation Flov	V				
Require:	Test set $ au$	Perturbed tes	t set \mathcal{T}' . Mode	's API	A. Modality info	ormation \mathcal{M}	
Ensure: F	Evaluation r	esults and fin	al scores		.,		
1: Initiali	ize response	e set $\mathcal{R} \leftarrow \emptyset$					
2: Initiali	ize perturbe	d response se	et $\mathcal{R}' \leftarrow \emptyset$				
3: Initiali	ize evaluati	on results \mathcal{E}	— Ø				
4: Initiali	ize final sco	ores $\mathcal{S} \leftarrow \emptyset$	ч				
5: for eac	ch task $t \in$	\mathcal{T} do					
6: Col	lect respons	se r from mod	tel using A				
7: Add	l response <i>i</i>	r to \mathcal{R}	811				
8: end fo	or						
9: for ead	ch perturbe	d task $t' \in \mathcal{T}'$	′ do				
0: Col	lect respons	se r' from mo	del using A				
1: Add	l response <i>i</i>	r' to \mathcal{R}'	8.1				
2: end fo	r						
3: for eac	ch response	$r \in \mathcal{R}$ and r	$' \in \mathcal{R}'$ do				
4: Vali	date r and	r' using evalu	ation suite				
5: Sim	ulate r and	r' with Iveri	log				
6: Ger	erate synta	x and functio	nal correctness	reports			
17: if r	and r' pass	functional te	sts then	-1.0100			
18: P	erform nhv	sical impleme	entation using S	SkyWater	r 130nm PDK a	and OpenLane	
19: F	xtract svntl	nesizability a	rea, and power	data with	h Yosys	openLuite	
20: F	xtract timi	ng-related dat	a with OpenST	'A	- 100,0		
21: end	if		- mail openor				
22: Add	l evaluation	results to \mathcal{E}					
23: end fo	r						
24. Analv	ze evaluatio	on results in \mathcal{F}	using report a	nalvzer			
5. Gener	ate final soc	res S hased	on predefined n	netrice			
25. Ochel 26.	are man set		in predenited in	icuics			
23. 27: refur r	n <i>S</i>						
iciuli							
A.6 Exe	PERIMENTA	L RESULTS					
	ENTIMENT?	LINESULIS					
We catego	rized the ta	sks into thre	e groups: Gen	Ben-all,	GenBen-mm,	and GenBen-	text, corre-
sponding t	o all tasks,	multimodal	tasks, and text-	based tas	sks, respectivel	y. Additionall	y, the latter
two catego	ries are fur	ther classified	l into levels L1	to L3 .	· 1	-	•
Table 6 -1	owe the m	ulto of torta 1	multime dal	adala	all tasta ar 1 T	blo 7 sharra (1	no more 14 C
able 6 sh	on unimod	al tests. Table	e 8 and 9 respec	ctively pr	esent the PPA of	lata of the Cla	ude 3.5 and

Table 6: Results of Tested Multimodal Models on GenBen-all

GPT-4 models for QoR analysis.

1001											
1082		,	Table 8: F	PA Info of	Claude3	.5 on Part	of Genera	ted Desigi	1		
1083											
1084	Modal	Function	A	Area	Po	ower	Hold	Hold WNS		Setup TNS	
1004	wiodai	Correctness	Generated	Reference	Generated	Reference	Generated	Reference	Generated	Reference	
1085		0.4	6.256	3.7536	6.33E-07	5.92E-07	3.8839	3.8395	5.5943	5.6193	
1086		0.4	7.5072	5.0048	7.01E-07	6.85E-07	3.9746	3.9153	5.504	5.5586	
1000		0.2	6.256	6.256	6.93E-07	6.93E-07	3.9485	3.9485	5.3708	5.3708	
1087		1	22.5216	22.5216	1.63E-06	1.63E-06	3.8877	3.8877	5.317	5.317	
1000		0.8	22.5216	22.5216	1.63E-06	1.63E-06	3.8877	3.8877	5.317	5.317	
1088		0.2	73.8208	73.8208	1.35E-05	1.35E-05	0.1141	0.1141	6.9101	6.9101	
1089		0.8	5.0048	5.0048	6.85E-07	6.85E-07	3.9153	3.9153	5.5586	5.5586	
		0.8	40.0384	40.0384	5.48E-06	5.48E-06	3.9153	3.9153	5.5586	5.5586	
1090		1	51.2992	38.7872	3.60E-06	3.60E-06	3.9409	3.89	5.2009	5.2115	
1001		0.8	12.512	12.512	1.39E-06	1.39E-06	3.9485	3.9485	5.3675	5.3675	
1031		0.4	185.1776	187.68	1.62E-05	2.21E-05	0.335	0.4291	7.2083	7.2307	
1092	Text	1	32.5312	32.5312	2.08E-06	2.08E-06	3.9378	3.9378	5.2313	5.2313	
1000		1	815.7824	815.7824	8.83E-05	8.83E-05	1.469	1.469	5.3261	5.3261	
1093		1	73.8208	40.0384	1.35E-05	5.48E-06	0.1141	3.9153	9.3203	5.5586	
1094		0.4	43.792	58.8064	2.67E-06	3.70E-06	3.9446	3.9487	5.2209	5.2227	
		0.8	240.2304	30.0288	2.07E-06	2.68E-07	3.9395	3.8045	4.6/38	3.8393	
1095		0.4	78.8256	90.0864	1.35E-05	1.38E-05	0.1315	0.1315	7.2451	7.2451	
1006		0.4	3209.328	1555.2416	2.71E-04	1.4/E-04	0.2087	2.29E-01	6.2969	7.0092	
1090		0.8	28.7776	28.7776	1.32E-06	1.32E-06	4.0661	4.0661	5.1155	5.1155	
1097		1	36.2848	73.8208	2./IE-06	1.35E-05	3.9378	0.1141	5.2313	6.9997	
1000		1	15.0144	22.5216	1.11E-06	1.55E-05	4.051	4.0503	5.2854	5.1241	
1098		1	96.3424	115.8592	1.44E-05	1.59E-05	0.2010	0.3507	7.2457	7.2395	
1099		1	1031.008	1051.008	3.78E-03	3.78E-05	4.1465	4.1465	5.2117	5.2117	
		0.8	40.0584	40.0384	5.88E-03	5.88E-03	3.9133	3.9133	5.5580	5.5380	
1100		0.4	3.0048	3.0048	0.83E-07	0.83E-07	3.9155	2 0152	5.5380	5.5380	
1101		1	1886 8006	1886 8006	2.74E-00	2.74E-00	0.2226	0.2226	5.5492	6 7625	
1101		0.4	6 256	6 256	6.35E.07	6.35E.07	3.8426	2.8426	5 4272	5 4272	
1102		0.6	6.256	0.230	6.33E-07	0.55E-07	3.8420	3.8420	5.4572	5.4572	
1100	Multimodal	0.0	36 2848	26 29 49	0.93E-07	7.56E-07	0.2785	0.2795	7 2971	7 2971	
1103		1	26 2752	26 2752	4.85E-06	4.85E-06	1 4197	1 4197	7 2451	7 2451	
1104		1	60.0576	85.0816	9.36E-06	2.02E-05	0.1315	0.2648	7 2451	7 2284	
		1	120 1152	120 1152	5.19E-06	5 19E-06	3 9058	3 9058	4 7301	4 7301	
1105		1	63.8112	121.3664	9.47E-06	1.59E-05	0.2152	0.2224	7.0874	7.2451	
1106	L		05.0112	121.0004		1.0,2.00	0.2102	0.222 1	1.0074		

Table 9: PPA Info of GPT4 on Part of Generated Design

1112	Madal	Function	А	rea	Po	wer	Hold	WNS	Setu	p TNS
1113	wodai	Correctness	Generated	Reference	Generated	Reference	Generated	Reference	Generated	Reference
4 4 4 7		0.6	6.256	3.7536	6.33E-07	5.92E-07	3.8839	3.8395	5.5943	5.6193
1114		1	7.5072	5.0048	7.01E-07	6.85E-07	3.9746	3.9153	5.504	5.5586
1115		0.2	6.256	6.256	6.93E-07	6.93E-07	3.9485	3.9485	5.3708	5.3708
		0.8	22.5216	22.5216	1.63E-06	1.63E-06	3.8877	3.8877	5.317	5.317
1116		0.2	22.5216	22.5216	1.63E-06	1.63E-06	3.8877	3.8877	5.317	5.317
1117		0.8	5.0048	5.0048	6.85E-07	6.85E-07	3.9153	3.9153	5.5586	5.5586
		0.6	40.0384	40.0384	5.48E-06	5.48E-06	3.9153	3.9153	5.5586	5.5586
1118		1	51.2992	38.7872	3.60E-06	3.60E-06	3.9409	3.89	5.2009	5.2115
1110		0.8	12.512	12.512	1.39E-06	1.39E-06	3.9485	3.9485	5.3675	5.3675
1119		0.4	171.4144	187.68	1.62E-05	2.21E-05	0.4056	0.4291	7.2206	7.2307
1120		1	32.5312	32.5312	2.08E-06	2.08E-06	3.9378	3.9378	5.2313	5.2313
	Text	1	815.7824	815.7824	8.83E-05	8.83E-05	1.469	1.469	5.3261	5.3261
1121		1	40.0384	40.0384	5.48E-06	5.48E-06	3.9153	3.9153	5.5586	5.5586
1122		0.4	53.8016	58.8064	3.68E-06	3.70E-06	3.9412	3.9487	5.2008	5.2227
1122		0.8	30.0288	30.0288	2.68E-07	2.68E-07	3.8045	3.8045	3.8393	3.8393
1123		0.4	21550.6688	22096.192	3.79E-03	4.61E-03	0.2104	0.2104	3.8231	3.7868
1104		0.8	1068.5248	1555.2416	1.34E-04	1.47E-04	0.2395	0.229	6.9484	7.0092
1124		0.6	17.5168	22.5216	1.32E-06	1.32E-06	3.8788	4.0503	5.3341	5.1241
1125		1	122.6176	122.6176	1.30E-05	1.30E-05	1.4344	1.4344	7.2451	7.2451
		1	96.3424	113.8592	1.44E-05	1.59E-05	0.2616	0.3507	7.2451	7.2395
1126		0.8	11.2608	11.2608	1.03E-06	1.03E-06	4.051	4.051	5.2878	5.2878
1197		1	1051.008	1051.008	3.78E-05	3.78E-05	4.1483	4.1483	3.2117	3.2117
1121		0.8	210.2016	40.0384	3.88E-05	3.88E-05	1.469	3.9153	7.2451	5.5586
1128		1	5.0048	5.0048	6.85E-07	6.85E-07	3.9153	3.9153	5.5586	5.5586
1100		1	20.0192	20.0192	2.74E-06	2.74E-06	3.9153	3.9153	5.5492	5.5492
1129	1	1	36.2848	36.2848	7.16E-06	7.16E-06	0.3785	0.3785	7.2871	7.2871
1130	Multimodal	1	26.2752	26.2752	4.85E-06	4.85E-06	1.4197	1.4197	7.2451	7.2451
		1	60.0576	85.0816	9.36E-06	2.02E-05	0.1315	0.2648	7.2451	7.2284
1131		1	91.3376	120.1152	5.29E-06	5.19E-06	3.8815	3.9058	4.5263	4.7301
1132		0.6	85.0816	121.3664	1.38E-05	1.59E-05	0.2737	0.2224	7.0185	7.2451

1135								
1136		model	Knowledge Mastery	Knowledge Transfer	Debugging	Function	Synatx	Synthesizbility
1137	GenBen-all GenBen allmodal I 1	gpt-4-turbo	57.00% 64.00%	62.00% 70.00%	40.00%	21.20%	100.00%	93.70%
1100	GenBen-allmodal-L1	gpt-4-turbo	56.00%	65.00%	33.30%	24.20%	99.40%	96.40%
1130	GenBen-allmodal-L3	gpt-4-turbo	52.00%	52.00%	21.10%	9.10%	98.90%	92.40%
1139	GenBen-mm	gpt-4-turbo	27.00%	67.00%	63.30%	16.70%	100.00%	96.50%
1140	GenBen-mm-L2	gpt-4-turbo	40.00%	100.00%	50.00%	24.30% 20.10%	99.40%	93.00% 97.50%
1141	GenBen-mm-L3	gpt-4-turbo	40.00%	33.00%	10.00%	8.20%	99.40%	97.50%
1142	GenBen-text	gpt-4-turbo	65.00%	62.00%	35.60%	21.30%	100.00%	89.80%
1144	GenBen-text-L2	gpt-4-turbo	80.00% 60.00%	70.00% 60.00%	30.00%	20.90%	100.00%	83.20% 95.60%
1143	GenBen-text-L3	gpt-4-turbo	55.00%	55.00%	26.60%	16.50%	100.00%	82.80%
1144	GenBen-all	gpt-40	69.00% 72.00%	71.00%	52.20%	34.80%	100.00%	96.90%
1145	GenBen-allmodal-L2	gpt-40 gpt-40	72.00% 64.00%	83.00% 74.00%	45.20%	38.60% 32.60%	100.00%	94.00% 98.80%
1146	GenBen-allmodal-L3	gpt-4o	72.00%	57.00%	34.20%	29.50%	100.00%	99.40%
1147	GenBen-mm	gpt-40	47.00%	78.00%	71.70%	37.50%	100.00%	100.00%
11/0	GenBen-mm-L2	gpt-40 gpt-40	40.00% 60.00%	100.00%	80.00% 70.00%	37.50%	100.00%	93.00% 97.50%
1140	GenBen-mm-L3	gpt-40	40.00%	67.00%	35.00%	28.50%	100.00%	97.50%
1149	GenBen-text	gpt-40	75.00%	70.00%	40.00%	32.00%	97.50%	96.00%
1150	GenBen-text-L2	gpt-40 gpt-40	80.00% 65.00%	83.00% 70.00%	30.00%	34.70% 30.50%	93.00% 97.50%	93.00% 97.50%
1151	GenBen-text-L3	gpt-4o	80.00%	55.00%	36.70%	27.50%	100.00%	97.50%
1152	GenBen-text	gpt-3.5-turbo	63.00%	60.00%	37.80%	26.70%	98.10%	93.30%
1152	GenBen-text-L1 GenBen-text-L2	gpt-3.5-turbo	65.00%	50.00% 60.00%	40.70%	29.00%	92.00% 100.00%	72.00% 96.80%
1100	GenBen-text-L3	gpt-3.5-turbo	60.00%	70.00%	24.70%	19.00%	99.20%	87.20%
1154	GenBen-all	claude3.5	59.00%	61.00%	55.40%	35.40%	98.60%	90.00%
1155	GenBen-allmodal-L1 GenBen-allmodal-L2	claude3.5	64.00% 56.00%	70.00% 65.00%	53.70% 48.90%	43.30%	97.00%	86.70%
1156	GenBen-allmodal-L3	claude3.5	56.00%	48.00%	33.70%	28.50%	98.80%	87.30%
1157	GenBen-mm	claude3.5	47.00%	44.00%	55.00%	39.20%	100.00%	92.50%
1159	GenBen-mm-L1 GenBen-mm-L2	claude3.5	20.00%	67.00% 67.00%	55.00% 45.00%	45.00% 35.00%	100.00%	90.00%
1150	GenBen-mm-L3	claude3.5	60.00%	0.00%	35.00%	37.50%	100.00%	87.50%
1159	GenBen-text	claude3.5	62.00%	63.00%	55.60%	22.10%	98.10%	89.10%
1160	GenBen-text-L1 GenBen-text-L2	claude3.5	75.00% 55.00%	70.00% 65.00%	53.30% 50.00%	21.60% 19.20%	96.00% 100.00%	80.80%
1161	GenBen-text-L3	claude3.5	55.00%	55.00%	33.30%	25.60%	98.40%	87.20%
1162	GenBen-text	llama3	68.00%	70.00%	40.00%	6.90%	85.90%	57.30%
1163	GenBen-text-L1 GenBen-text-L2	llama3 llama3	75.00%	75.00%	53.30% 43.30%	6.10% 6.40%	78.40%	56.00% 58.40%
1100	GenBen-text-L3	llama3	60.00%	65.00%	6.67%	7.20%	89.60%	57.40%
1104	GenBen-all	qwen-vl-max	59.00%	55.00%	36.50%	26.50%	88.60%	78.90%
1165	GenBen-allmodal-L2	qwen-vl-max gwen-vl-max	72.00%	74.00% 57.00%	43.20%	29.90% 26.50%	84.20% 95.20%	78.20% 87.30%
1166	GenBen-allmodal-L3	qwen-vl-max	52.00%	35.00%	23.20%	22.20%	86.20%	71.30%
1167	GenBen-mm	qwen-vl-max	53.00%	89.00%	55.00%	49.30%	100.00%	91.70%
1168	GenBen-mm-L1 GenBen-mm-L2	qwen-vl-max	60.00% 40.00%	100.00%	55.00% 45.00%	62.50% 51.20%	100.00%	100.00%
1160	GenBen-mm-L3	qwen-vl-max	60.00%	67.00%	35.00%	25.00%	100.00%	87.50%
1103	GenBen-text	qwen-vl-max	60.00% 75.00%	50.00%	44.40%	20.20%	84.80%	76.90%
1170	GenBen-text-L2	qwen-vl-max	73.00% 55.00%	70.00% 50.00%	40.00%	22.80%	93.60%	75.20% 86.40%
1171	GenBen-text-L3	qwen-vl-max	50.00%	30.00%	20.00%	21.30%	81.90%	69.30%
1172	GenBen-all	qwen-vl-plus	45.00%	46.00%	32.60%	16.30%	78.40%	66.40%
1173	GenBen-allmodal-L1	qwen-vi-pius qwen-vl-plus	40.00%	43.00%	27.90%	20.00% 16.00%	78.80% 85.50%	74.50%
1174	GenBen-allmodal-L3	qwen-vl-plus	44.00%	43.00%	7.40%	12.00%	71.30%	59.30%
1175	GenBen-mm	qwen-vl-plus	20.00%	44.00% 67.00%	8.30%	4.20%	58.30%	33.30%
11/0	GenBen-mm-L2	qwen-vl-plus	40.00%	33.00%	0.00%	12.50%	60.00%	37.50%
11/6	GenBen-mm-L3	qwen-vl-plus	20.00%	33.00%	0.00%	0.00%	37.50%	27.50%
1177	GenBen-text	qwen-vl-plus	52.00% 65.00%	47.00% 50.00%	44.40%	20.20%	84.90% 79.20%	76.90%
1178	GenBen-text-L2	qwen-vl-plus	40.00%	45.00%	43.30%	17.40%	93.60%	86.40%
1179	GenBen-text-L3	qwen-vl-plus	50.00%	45.00%	20.00%	16.30%	81.90%	69.30%
1180	GenBen-allmodal-1	GLM-4V-plus GLM-4V-plus	51.00% 60.00%	62.00% 65.00%	39.60% 43.20%	12.50%	71.70% 67.30%	51.10%
1100	GenBen-allmodal-L2	GLM-4V-plus	44.00%	74.00%	17.40%	13.20%	65.10%	42.80%
101	GenBen-allmodal-L3	GLM-4V-plus	48.00%	48.00%	28.40%	8.00%	83.10%	70.40%
1182	GenBen-mm I 1	GLM-4V-plus	27.00%	89.00% 100.00%	30.00%	28.30% 17.50%	90.80%	69.20% 47.50%
1183	GenBen-mm-L2	GLM-4V-plus	20.00%	100.00%	25.00%	36.50%	95.10%	61.00%
1184	GenBen-mm-L3	GLM-4V-plus	40.00%	67.00%	35.00%	30.00%	100.00%	97.50%
1185	GenBen-text	GLM-4V-plus GLM-4V-plus	57.00% 70.00%	58.00% 60.00%	42.20% 46.70%	7.50% 11.00%	65.60% 64.00%	45.30% 37.60%
1196	GenBen-text-L2	GLM-4V-plus	50.00%	70.00%	23.30%	5.60%	55.20%	36.80%
1100	GenBen-text-L3	GLM-4V-plus	50.00%	45.00%	26.70%	5.00%	77.80%	61.90%
1187	GenBen-text GenBen-text-I 1	GLM-4 GLM-4	57.00% 50.00%	58.00% 25.00%	42.20%	17.50%	65.60% 84.00%	45.30% 76.00%
	GenBen-text-L2	GLM-4	45.00%	45.00%	43.30%	19.00%	95.20%	94.40%
	GenBen-text-L3	GLM-4	50.00%	20.00%	6.70%	13.00%	96.00%	72.80%

1188 The result is shown in Table 10. This provides a statistical analysis of the tested models, cover-1189 ing knowledge master, knowledge transfer, debugging, functional correctness, syntax correctness, 1190 and synthesizability. For further QoR analysis, data from the best-performing models, GPT-40 and 1191 Claude 3.5, are included in the main text. 1192 The data in the table demonstrate the effectiveness of task categorization, the necessity of synthe-1193 sizability metrics, and the correlation between knowledge points and coding abilities, aligning with 1194 the benchmark's design expectations. 1195 1196 A.7 TUTORIAL: EVALUATING LLM PERFORMANCE WITH GENBEN 1197 1198 You can access the complete GenBen code via the following link: GenBen Repository. This guide 1199 will walk you through evaluating the performance of Large Language Models (LLMs) in hardware design and obtaining detailed results using the command line. 1201 A.7.1 STEP-BY-STEP INSTRUCTIONS 1202 1203 Clone the GenBen Repository 1204 1205 First, clone the GenBen repository to your local machine: 1206 git clone https://anonymous.4open.science/r/GENBEN-2812 1207 2 cd GENBEN-2812 1208 1209 **Run the Evaluation Script** 1210 Using the command line, you can evaluate the performance of LLMs with the following command: 1211 python genben.py --mode all --model gpt4 1212 1213 This command runs the evaluation with the specified parameters. 1214 1215 **Understanding the Command Parameters** 1216 • --mode: This parameter controls the type of tasks input into the LLMs. There are three 1217 available options: 1218 1219 - all: Enables the input of all task types. 1220 - mm: Allows for multi-modal tasks. - text: Restricts the input to text-based tasks only. 1222 • --model: This parameter specifies the model of the LLMs. Adjust this parameter according to the specific API of the LLMs you are using. 1224 1225 Example: 1226 python genben.py --mode text --model gpt4 1227 1228 This command evaluates the gpt4 model using only text-based tasks. 1229 1230 A.7.2 REFER TO THE README FOR DETAILED INSTRUCTIONS 1231 For more detailed usage instructions, please refer to the README file included in the GenBen 1232 project. The README file contains comprehensive information 1233 1234 A.8 OPEN SOURCE DECLARATION 1235 1236 To foster transparency, collaboration, and innovation, the GenBen benchmark will be released under 1237 the **MIT** open-source license. This ensures that researchers, educators, and practitioners can freely access, use, modify, and distribute the benchmark without any restrictions. 1239 Upon the completion of the peer-review process, the full dataset, along with all associated scripts and 1240

documentation, will be made publicly available. We hope to support the global research community in advancing the field of hardware design and AI-driven EDA.