

ACCELOPT: A SELF-IMPROVING LLM AGENTIC SYSTEM FOR AI ACCELERATOR KERNEL OPTIMIZATION

Genghan Zhang *
Stanford University
zgh23@stanford.edu

Shaowei Zhu
Amazon Web Services

Anjiang Wei *
Stanford University

Zhenyu Song *
Amazon Web Services

Allen Nie *
Amazon Web Services

Zhen Jia
Amazon Web Services

Nandita Vijaykumar
University of Toronto
Amazon Web Services

Yida Wang
Amazon Web Services

Kunle Olukotun
Stanford University

ABSTRACT

We present AccelOpt, a self-improving large language model (LLM) agentic system that autonomously optimizes kernels for emerging AI accelerators, eliminating the need for expert-provided hardware-specific optimization knowledge. AccelOpt explores the kernel optimization space through iterative generation, informed by an optimization memory that curates experiences and insights from previously encountered slow-fast kernel pairs. We build NKIBench, a new benchmark suite of AWS Trainium accelerator kernels with varying complexity extracted from real-world LLM workloads to evaluate the effectiveness of AccelOpt. Our evaluation confirms that AccelOpt’s capability improves over time, boosting the average percentage of peak throughput from 49% to 61% on Trainium 1 and from 45% to 59% on Trainium 2 for NKIBench kernels. Moreover, AccelOpt is highly cost-effective: using open-source models, it matches the kernel improvements of Claude Sonnet 4 while being $26\times$ cheaper.

1 INTRODUCTION

The unprecedented demand for compute power in the age of large models has prompted the rise of AI accelerators Abts et al. (2022); Lie (2022); Jouppi et al. (2023); Prabhakar et al. (2024); AWS (2025). However, their performance critically depends on the efficiency of kernels, which are the low-level implementations that determine how machine learning operators are mapped onto hardware resources. Suboptimal kernels can severely limit system performance and, when scaled to large deployments, result in substantial waste of compute and financial resources Spector et al. (2024); Ye et al. (2025); Zhao et al. (2025).

Kernel optimization, however, is notoriously difficult and demanding, even for well-understood architectures like GPUs. For instance, after NVIDIA released H100 in 2022, it took about a year for attention kernels to reach roughly 37% of theoretical peak performance Dao (2023) and another year to approach 85% Shah et al. (2024). Achieving high efficiency requires navigating a complex interplay between workload characteristics, memory hierarchies, parallelism, and architecture-specific constraints. As a result, empirical tuning and extensive exploration of the optimization space are necessary for producing efficient kernels Jia et al. (2019); Wu et al. (2025). The challenge is even greater for emerging AI accelerators, whose architectures diverge significantly from GPUs, leaving kernel developers with limited performance intuition and few established optimization heuristics Hsu et al. (2025); Fang et al. (2025).

*Part of the work done while interning or working at Amazon Web Services. Code is available here <https://github.com/zhang677/AccelOpt>.




Figure 1: At each iteration of AccelOpt, the agentic workflow shown on the right optimizes the candidate kernels with the latest optimization memory, and generates new candidate kernels, updating optimization memory with newly collected experiences. Section 2 explains the overall workflow and each component in detail.




Figure 2: A snapshot of AccelOpt’s execution trace. In the experience item, the pseudocode of the slow-fast pairs looks like the above candidate and optimized kernels where affine_range is a NKI construct for parallel loops without carried dependency. The experience item will be stored in the optimization memory, and the optimized kernel will become a candidate for the next iteration.

We focus on AWS Trainium AWS (2025) and its NKI programming model AWS (2025b). Unlike mature GPU platforms Thakkar et al. (2023), Trainium lacks the established optimization heuristics, which is common to emerging AI accelerators OpenAI (2025); Qualcomm (2025); Meta (2024); Azure (2024); Kim et al. (2023). Building on the success of LLMs in optimizing kernels for other architectures Ouyang et al. (2025a); Wei et al. (2025); Li et al. (2025); Lange et al. (2025); Agrawal et al. (2025); Hong et al. (2025); Novikov et al. (2025); Woo et al. (2025), we investigate whether LLMs can autonomously navigate Trainium’s optimization space to produce high-performance kernels without relying on human-engineered recipes or prior examples.

This task has two challenges. First, as with other accelerators, Trainium kernel optimization requires exploring a vast design space of memory layouts, parallelization schemes, and scheduling strategies. However, querying LLMs can be expensive, so exploration must be performed strategically, balancing coverage of the search space with cost efficiency. Second, we would like the LLM-based system to accumulate optimization insights itself when it conducts such explorations, so that the system can become more capable over time without manual intervention.

To address these challenges, we propose AccelOpt, a self-improving LLM agentic system, which utilizes beam search with optimization memory on top of an agentic workflow. AccelOpt uses *beam search* to explore the Trainium kernel optimization space through iterative generation of new kernels based on old ones, while retaining top-performing candidate kernels for consideration. When generating new kernels in each iteration, AccelOpt uses a three-component agentic workflow: planner, executor, and summarizer, mimicking how human experts approach the problem. Profiles of the generated kernels will be obtained through a distributed profiling service and used in the curation of *optimization memory*, which stores a selection of past exploration experiences containing key code changes that result in slow-fast kernel pairs together with LLM-summarized general optimization insights. The optimization memory will then be used to inspire new optimization ideas in future iterations. To provide a comprehensive evaluation of AccelOpt, we construct NKIBench, a benchmark suite that contains challenging kernels from real LLM workloads, with the distinguishing feature that we also estimate the theoretical best performance of hardware on each task in order to understand where the system is at in the entire kernel optimization landscape, offering additional insights to only measuring relative speedup versus the initial kernel.

Evaluation shows AccelOpt discovers local and global kernel optimizations, increasing peak throughput from 49% to 61% on Trainium 1 and 45% to 59% on Trainium 2, matching Claude Sonnet 4 but $26\times$ cheaper. Our contributions include: 1) AccelOpt, the first self-improving LLM agent for kernel optimization that requires no expert hardware knowledge; 2) NKIBench, the first NKI benchmark for real-world LLM workloads; and 3) evidence that open-source LLMs can achieve state-of-the-art kernel optimization results cost-effectively.

Algorithm 1: AccelOpt Iteration

```

1: Input:  $\mathcal{E}_{i-1}$ : experience at iteration  $i-1$ ;  $\mathcal{C}_i$ :
   candidate kernels at iteration  $i$ ,  $|\mathcal{C}_i| = B$ 
2: Require:  $\theta_p$ : planner,  $\theta_e$ : executor,  $\theta_s$ : sum-
   marizer,  $r$ : profiler function,  $\sigma$ : optimiza-
   tion memory curation,  $\beta$ : candidate selec-
   tion function
3:  $\mathcal{K} \leftarrow \emptyset$ 
4: for  $c \in \mathcal{C}_i$  do
5:    $\mathcal{P} = \{p \mid p \sim \theta_p(p \mid c, \mathcal{E}_{i-1})\} \triangleright |\mathcal{P}| = N$ 
6:   for  $p \in \mathcal{P}$  do
7:      $\mathcal{A}_p = \{(a, p, r(a)) \mid a \sim \theta_e(e \mid p, c)\}$ 
8:      $\mathcal{K} = \mathcal{K} \cup \mathcal{A}_p \quad \triangleright |\mathcal{A}_p| = K$ 
9:   end for
10: end for
11:  $\mathcal{E}_i = \sigma(\mathcal{K}, \mathcal{E}_{i-1}; \theta_s) \quad \triangleright$  See Algorithm 2
12:  $\mathcal{C}_{i+1} = \beta(\mathcal{K} \cup \mathcal{C}_i, B)$ 
13: Output:  $\mathcal{K}, \mathcal{E}_i, \mathcal{C}_{i+1}$ 

```

Algorithm 2: Memory Curation σ

```

1: Input:  $\mathcal{K}, \mathcal{E}_{i-1}$ 
2: Require:  $\theta_s, \text{TopK}, \text{ExpN}, t_{pos}, t_{neg}$ 
3:  $\mathcal{R}_{pos} \leftarrow \emptyset, \mathcal{R}_{neg} \leftarrow \emptyset$ 
4: // Group by candidates and plans for each
   kernel
5:  $\mathcal{S} = \mathcal{K}.\text{groupby}(c, p)$ 
6: for  $s_{c,p} \in \mathcal{S}$  do
7:   if  $s_{c,p}.\text{max\_speedup} > t_{pos}$  then
8:      $\mathcal{R}_{pos}.\text{add}((c, s_{c,p}.\text{fastest\_kernel}))$ 
9:   else if  $s_{c,p}.\text{max\_speedup} < 1/t_{neg}$  then
10:     $\mathcal{R}_{neg}.\text{add}((s_{c,p}.\text{slowest\_kernel}, c))$ 
11:   end if
12: end for
13:  $\mathcal{R}_{pos}.\text{sort}(), \mathcal{R}_{neg}.\text{sort}()$ 
14:  $\mathcal{E}_{pos} = [\theta_s(r) \mid r \in \mathcal{R}_{pos}[: \text{TopK}/2]]$ 
15:  $\mathcal{E}_{neg} = [\theta_s(r) \mid r \in \mathcal{R}_{neg}[: \text{TopK} - |\mathcal{E}_{pos}|]]$ 
16:  $\mathcal{E}_{i+1} = [\mathcal{E}_{pos}, \mathcal{E}_{neg}, \mathcal{E}_i[: \text{ExpN} - |\mathcal{E}_{pos}| -
   |\mathcal{E}_{neg}|]]$ 
17: Output:  $\mathcal{E}_{i+1}$ 

```

2 ACCELOPT

2.1 ALGORITHM OVERVIEW

The key insight of AccelOpt is to let the agents explore and learn from their own optimization experience. Two mechanisms make this possible: **beam search**, which iteratively updates the frontier of candidate kernels and surfaces the best ones for the next round of exploration; **optimization memory**, which contains distilled optimization insights and key code changes from discovered slow-fast kernel pairs and transfers them to future iterations.

AccelOpt agentic workflow that is responsible for generating new kernels from old consists of three interacting agents, as shown on the right of Figure 1. The planner proposes optimization strategies given the current kernel candidates and optimization memory. The executor carries out optimization plans by making code changes and profiling the correctness and performance of the generated kernels. The summarizer then extracts reusable insights from successful optimizations to guide subsequent iterations.

2.2 BEAM SEARCH

As shown in Algorithm 1 and Figure 1, at each iteration i , the planner agent generates N plans for each kernel in a set of B candidate kernels augmented with experiences from iteration $i - 1$. After that, the executor agent implements every plan with K attempts, generating $B \times N \times K$ kernels in total. By sampling multiple plans for the same candidate, the planner explores diverse optimization strategies, and multiple executor attempts increase the robustness of plan implementation against syntactic and semantic errors. From these generated kernels, high-quality optimizations are selected for the summarizer agent to generate experience items, which are used in the curation of the optimization memory. Finally, B kernels are selected to be explored in the next iteration from those $(B + B \times N \times K)$ kernels.

2.3 OPTIMIZATION MEMORY CURATION

As shown in Algorithm 2, the optimization memory is maintained as a queue of optimization items with a capacity cap ($\text{Exp}N$). Each new iteration can append up to $\text{Top}K$ experience items to the tail, while the oldest entries in the memory will be discarded once $\text{Exp}N$ is reached. Intuitively, increasing $\text{Exp}N$ leads to higher inference costs due to more input tokens to the planner, yet the memory can retain more historical experiences that can potentially be beneficial. The $\text{Top}K$ parameter controls how eager the memory system can be when updating the memory using the current iteration observations, and a higher $\text{Top}K$ can also lead to higher inference costs due to more summarizer invocations. We provide a cost-benefit analysis of these parameters in Appendix Section A.2.

Each experience item in the optimization memory consists of a slow-fast kernel pair and the corresponding generalizable optimization strategy curated by the summarizer agent. To prevent irrelevant code from distracting the planner, the summarizer extracts the optimized segment of each pair as pseudocode. Slow-fast pairs come from two sources: (1) the baseline kernel and a generated faster kernel (positive rewrites), and (2) a generated slower kernel and the baseline kernel (negative rewrites). Both positive and negative rewrites represent performance-improvement cases. One highlights successful optimization, and the other captures failed attempts. Therefore, we include both to provide balanced signals for the self-improving system. To ensure quality, σ applies speedup thresholds t_{pos} and t_{neg} to them, respectively. To encourage diversity, σ groups kernels by their originating candidates and plans, selecting performance outliers within each subgroup.

Figure 2 shows a snapshot of an AccelOpt execution trace. In this example, the planner uses profiling results to identify memory operations as a performance bottleneck and proposes eliminating redundant computation accordingly. Guided by the plan, the executor performs kernel optimizations involving multi-level loop transformations and tensor layout changes. The summarizer then distills a generalizable optimization strategy, namely “reusing precomputed results”, and optimization segments of the slow-fast pairs. Details of prompt design are in Appendix Section A.6.




Figure 3: Per-task kernel improvement achieved using Claude Sonnet 4 and AccelOpt on Trainium1.

3 BENCHMARKS AND EVALUATION INFRASTRUCTURE

We propose NKIBench, which offers valuable kernel optimization problems extracted from real LLM workloads to evaluate AccelOpt. We also want to highlight a distributed kernel profiling service to support efficient execution and evaluation of AccelOpt, among the engineering efforts.

3.1 NKIBENCH TASK CONSTRUCTION

As shown in Figure 4, kernels stored in NKIBench are grouped by operator name and configuration in a structured storage format. Each kernel instance stores both the kernel code and profiling information. We collect 14 representative NKI kernels from popular LLM workloads with reasonable initial performance (Figure 3). One of the kernels comes from a non-transformer LLM, and the rest come from transformer LLMs (sources in Appendix Table 2). The benchmark includes both inference and training kernels, from single operators (like Matmul and BatchMatmul) to multi-operator chains (like Matmul+others and LoRA) and larger building blocks (like Group Query Attention and Mamba block). Due to the diversity in the complexity of the baseline kernels, their initial performance also differs a lot from each other, in terms of the achieved percentage of peak throughput.

3.2 PROFILING SERVICE

NKIBench supports AccelOpt by efficiently utilizing hardware parallelism. AccelOpt exhibits task-level parallelism because each problem instance runs independently, and sample-level parallelism, where up to $B \times N \times K$ kernels can be profiled simultaneously for each problem. To execute these profiling tasks at scale, the distributed profiling service leverages the core-level and machine-level parallelism of Trainium hardware. Machines are connected via a shared network file system, with a centralized manager dispatching the requests and returning the profiling results. Empirically, cores are periodically rotated to mitigate performance fluctuations after long running. Details of profiling service are covered in Section A.1.

3.3 PEAK PERFORMANCE CALCULATION

Prior work that uses LLMs to write accelerator kernels often measures relative speedup of LLM-generated kernels with respect to some baseline Ouyang et al. (2025a), which is an effective metric to demonstrate progress. For NKIBench tasks, we also estimate the best achievable performance offered by the Trainium hardware, which offers additional insights on how effective AccelOpt has been in exploring the entire optimization landscape.

As shown in Figure 5, on Trainium chips, tensor, vector, and scalar engines run concurrently and communicate with HBM through kernel-managed on-chip memory. Therefore, using the roofline

model analysis Williams et al. (2009), we calculate the peak performance:

$$T = \max\left(\frac{\text{Traffic}_{\text{Min}}}{\text{Bandwidth}}, \frac{\text{FLOPs}_{\text{SMM}}}{\text{Peak}_{\text{MM}}}, \frac{\text{FLOPs}_{\text{VVec}}}{\text{Peak}_{\text{VVec}}}\right)$$

The percentage of peak throughput is calculated as $\frac{T}{t}$, where t is the measured latency. $\text{Traffic}_{\text{Min}}$ is the minimal required traffic calculated as the summation of the size of all input tensors and output tensors measured in bytes. We count the matmul FLOPs in Numpy operators as $\text{FLOPs}_{\text{SMM}}$ and all other FLOPs as $\text{FLOPs}_{\text{VVec}}$. We use the summation of peak vector engine and peak scalar engine compute throughput as $\text{Peak}_{\text{VVec}}$ because non-matmul instructions can run on these two engines in parallel, and we assume the best case. Hardware specification details are in Appendix Table 1.




Figure 4: NKIBench architecture. Kernels are grouped by the configuration of ML operators. The meshes represent cores on a Trainium chip.




Figure 5: One core of a Trainium chip with its device memory (HBM). Architecture details can refer to NKI docs AWS (2025a).

4 EVALUATION

4.1 OVERALL PERFORMANCE




Figure 6: (a) Compare AccelOpt using open-source LLMs with repeated sampling of Claude Sonnet 4 on Trainium 1 and 2. (b) Geometric mean of best speedup achieved up to a certain iteration across all tasks obtained through repeated sampling, beam search, and beam search + optimization memory. As defined in Algorithm 1, B is the number of candidates and N is the number of plans for each candidate.

Setup Claude Sonnet 4 is evaluated using repeated sampling by querying the same prompt multiple times following the test-time scaling practice Brown et al. (2024). For AccelOpt, we use Qwen3-Coder-480B as the executor model and gpt-oss-120b for the remaining agents with $t_{pos} = 1.04$, $t_{neg} = 1.15$, TopK=8, ExpN=16, B=6, N=12, and T=16. The prompt for Claude Sonnet 4 is in Appendix Section A.7, similar to that for AccelOpt.

Performance Figure 3 shows the achieved percentage of peak throughput on Trainium 1, where AccelOpt performs comparably with Claude Sonnet 4 across most kernels. As shown in Figure 6a, AccelOpt improves the average throughput from 49% to 61% of peak on Trainium 1 and from 45%

to 59% on Trainium 2, matching Claude Sonnet 4 (thinking mode) while being 26× cheaper. Since Claude Sonnet 4’s internal reasoning tokens are unavailable, cost is defined as the sum of input and output tokens multiplied by the per-token price listed in the Appendix Table 3.

4.2 OPTIMIZATION CASE STUDY

We exemplify a few cases of intriguing optimizations discovered using AccelOpt to illustrate its strengths. Local optimization is covered in Section A.3.

Loop Optimization Apart from peephole optimizations, AccelOpt can also discover non-local optimizations such as loop transformations. We pick two snapshots from one optimization trace of BatchMatmul + Softmax as shown in Figure 7. The baseline kernel (a) results in memory spilling because tiles v and p have to live across two loops. LLM agents identify this inefficiency and manage to remove the spilling by recomputing v' at kernel (b). Although this optimization reduces off-chip memory access, which improves the performance, it also introduces an extra matrix multiplication before the exp . On Trainium, matrix multiplication executes on tensor engine and exp executes on vector engine. Therefore, LLM agents decide to remove the recomputation and the extra m loop in kernel (c). In this way, the generated kernel achieves no spilling and higher vector engine utilization. This indicates that AccelOpt is capable of discovering global optimizations that require multiple steps of non-trivial reasoning that involve semantics of the kernel program, the underlying hardware architecture, and understanding of the profiler feedback.

Comparison with human experts To quantify how close AccelOpt comes to expert-level results, we tracked its progress on two kernels with human-optimized reference versions. **(1) Mamba.** The NKI tutorial AWS (2025d) provides three progressively faster human versions, reaching 28.4%, 30.1%, and 52.7% of peak throughput. Starting from the same baseline (28.4% of peak), AccelOpt autonomously improved the kernel to 54.6% of peak, which is 1.04× the best expert result (52.7%). Moreover, the generated kernel used a different loop order than the best human. **(2) RoPE.** The initial RoPE kernel was adopted from nki-samples AWS (2025c), which provides one version of RoPE (21.1% of peak). Starting from this version, AccelOpt improved performance to 29.6% of peak, a 1.4× speedup over the human reference. Together, these results demonstrate that AccelOpt can exceed expert-level performance. This stems from AccelOpt’s scalability: human experts optimize a handful of kernels sequentially, while AccelOpt can explore many in parallel.




Figure 7: Non-local optimization discovered by AccelOpt for the fused BatchMatmul+Softmax operator. All variables are tiles of tensors, and code has been simplified to highlight the changed dimensions of allocated tensors in the loop body.

4.3 ABLATION STUDY OF ACCELOPT COMPONENTS

Beam Search vs. Repeated Sampling Only As shown in Figure 6b, beam search outperforms repeated sampling of the agentic workflow, using the same LLMs. This is because each iteration builds upon previous best kernels, leading to progressively better optimizations. In Figure 8a, the orange bars cluster near 1.0×, whereas the blue bars include more cases exceeding 1.0×, confirming that beam search yields cumulative performance gains.




Figure 8: The orange bars in (a) show the distribution of per-iteration speedup over candidate kernels, while the blue bars show the speedup over initial kernels. Optimization memory improves cost-efficiency (b), leading to a higher percentage of good-performing kernels by improving quality per-iteration (c). We consider the number of kernels sampled rather than iterations for comparison; note that the average speedup over baseline can drop below $1.0\times$ because the selection includes all correct kernels, not just those with speedups.

Optimization Memory vs. Beam Search Only As shown in Figure 6b, search-only experiments run the total $T=16$ iterations, while Search + Memory experiments achieve similar speedup in 13 iterations, saving 16-17% cost. Optimization memory increases the probability of generating fast kernels (higher cumulative Fast@p Ouyang et al. (2025a)), yielding stronger candidate pools and, ultimately, higher best speedups using fewer iterations (see Figure 8c). The candidate speedup is the geometric mean of the candidate kernels’ speedup over the initial kernel. We use cumulative Fast@p defined as:

$$\text{Fast}@p = \frac{1}{N} \sum_{i=1}^N \mathbb{I}(\text{correct}_i \wedge \{\text{speedup}_i > p\})$$

where N refers to all generated kernels until the current iteration. Based on the comparisons in Figure 6b, we use $B=6$ and $K=12$ for other experiments.

5 RELATED WORK

AccelOpt and NKIBench advance the line of research on LLM-based agents for AI accelerator kernel optimization and corresponding benchmarks for their evaluation.

Memory for LLM Agents. Memorizing past experiences has been shown to be critical for developing self-evolving agent systems Zhang et al. (2025c); Sun et al. (2025); Ouyang et al. (2025b). We demonstrate that adding a memory component to a search-based agentic system improves the cost efficiency of kernel optimization agents, but it does not improve the best speedup by much.

LLM Agents for AI Accelerator Kernel Optimization. The agentic system proposed by Zhang et al. (2025b) translates ML operators to AI accelerator kernels but cannot optimize them. Autocomp Hong et al. (2025) optimizes unfused kernels, and its planners rely on manually crafted, problem-specific lists of optimizations. AlphaEvolve Novikov et al. (2025) optimizes matrix multiplication and FlashAttention kernels on TPUs, but the system implementation is not publicly available. GEPA Agrawal et al. (2025) improves LLM-generated AMD NPU kernels by evolving prompts through automatic discovery and injection of architectural best practices on NPUs. This method can potentially be used to produce better prompts for the executor agent in AccelOpt. However, the optimization memories discovered by AccelOpt can potentially provide more detailed task-specific insights (c.f. Figure 25 in Agrawal et al. (2025) vs. Figures 18 to 20 in Appendix).

Benchmarks for Kernel Optimization. Various benchmarks have been proposed for kernel optimization on GPUs and AI accelerators Ouyang et al. (2025a); Wen et al. (2025); Tian et al. (2025). Recent work also improve interface usability Saroufim et al. (2025); FlashInfer (2025) and evaluation robustness Lange et al. (2025); Zhang et al. (2025a). These benchmarks usually measure relative kernel speedup compared to certain performance baselines. Yet NKIBench also measures kernel performance using the ratio to peak throughput, offering an absolute standard to understand kernel performance on a given hardware platform.

6 CONCLUSION

We find that combining beam search with optimization memory enables LLM agents to autonomously optimize kernels on Trainium without expert optimization knowledge. For this task, using open-source models achieves higher cost efficiency than a leading proprietary coding model. Overall, AccelOpt offers a promising direction for automatic kernel optimization on emerging AI accelerators.

REFERENCES

- Dennis Abts, John Kim, Garrin Kimmell, Matthew Boyd, Kris Kang, Sahil Parmar, Andrew Ling, Andrew Bitar, Ibrahim Ahmed, and Jonathan Ross. The groq software-defined scale-out tensor streaming multiprocessor: From chips-to-systems architectural overview. In *2022 IEEE Hot Chips 34 Symposium (HCS)*, pp. 1–69. IEEE Computer Society, 2022.
- Lakshya A Agrawal, Shangyin Tan, Dilara Soylu, Noah Ziemis, Rishi Khare, Krista Opsahl-Ong, Arnav Singhvi, Herumb Shandilya, Michael J Ryan, Meng Jiang, et al. Gepa: Reflective prompt evolution can outperform reinforcement learning. *arXiv preprint arXiv:2507.19457*, 2025.
- Ebtesam Almazrouei, Hamza Alobeidli, Abdulaziz Alshamsi, Alessandro Cappelli, Ruxandra Cojocaru, Mérouane Debbah, Étienne Goffinet, Daniel Hesslow, Julien Launay, Quentin Malartic, et al. The falcon series of open language models. *arXiv preprint arXiv:2311.16867*, 2023.
- AWS. AWS Trainium: AI Training Accelerator. <https://aws.amazon.com/ai/machine-learning/trainium/>, 2025. Accessed: 2025-10-25.
- AWS. Neuron profile, 2025. URL <https://awsdocs-neuron.readthedocs-hosted.com/en/latest/tools/neuron-sys-tools/neuron-profile-user-guide.html>.
- AWS. Trainium architecture, 2025a. URL https://awsdocs-neuron.readthedocs-hosted.com/en/latest/nki/arch/trainium_inferentia2_arch.html#trainium-inferentia2-arch.
- AWS. Neuron kernel interface (nki) (beta) 2.20, 2025b. URL https://awsdocs-neuron.readthedocs-hosted.com/en/latest/nki/nki_rn.html#neuron-kernel-interface-nki-beta-2-20.
- AWS. Nki samples, 2025c. URL https://github.com/aws-neuron/nki-samples/blob/main/src/nki_samples/tutorials/rotary/rotary_nki_kernels.py.
- AWS. Nki tutorials, 2025d. URL https://github.com/aws-neuron/nki-samples/blob/main/src/nki_samples/tutorials/fused_mamba/mamba_nki_kernels.py.
- Microsoft Azure. Maia, 2024. URL <https://azure.microsoft.com/en-us/blog/azure-maia-for-the-era-of-ai-from-silicon-to-software-to-systems/>.
- Bradley Brown, Jordan Juravsky, Ryan Ehrlich, Ronald Clark, Quoc V Le, Christopher Ré, and Azalia Mirhoseini. Large language monkeys: Scaling inference compute with repeated sampling. *arXiv preprint arXiv:2407.21787*, 2024.
- Damai Dai, Chengqi Deng, Chenggang Zhao, RX Xu, Huazuo Gao, Deli Chen, Jiashi Li, Wangding Zeng, Xingkai Yu, Yu Wu, et al. Deepseekmoe: Towards ultimate expert specialization in mixture-of-experts language models. *arXiv preprint arXiv:2401.06066*, 2024.
- Tri Dao. Flashattention-2: Faster attention with better parallelism and work partitioning. *arXiv preprint arXiv:2307.08691*, 2023.
- Shihan Fang, Hongzheng Chen, Niansong Zhang, Jiajie Li, Han Meng, Adrian Liu, and Zhiru Zhang. Dato: A task-based programming model for dataflow accelerators. *arXiv preprint arXiv:2509.06794*, 2025.
- FlashInfer. Flashinfer-bench: Building the virtuous cycle for ai-driven llm systems. <https://flashinfer.ai/2025/10/21/flashinfer-bench.html>, October 2025. Accessed: 2025-10-25.
- Albert Gu and Tri Dao. Mamba: Linear-time sequence modeling with selective state spaces. In *First Conference on Language Modeling*, 2024.
- Charles Hong, Sahil Bhatia, Alvin Cheung, and Yakun Sophia Shao. Autocomp: Llm-driven code optimization for tensor accelerators. *arXiv preprint arXiv:2505.18574*, 2025.

Olivia Hsu, Alexander Rucker, Tian Zhao, Varun Desai, Kunle Olukotun, and Fredrik Kjolstad. Stardust: Compiling sparse tensor algebra to a reconfigurable dataflow architecture. In *Proceedings of the 23rd ACM/IEEE International Symposium on Code Generation and Optimization*, pp. 628–643, 2025.

Zhihao Jia, Oded Padon, James Thomas, Todd Warszawski, Matei Zaharia, and Alex Aiken. Taso: optimizing deep learning computation with automatic generation of graph substitutions. In *Proceedings of the 27th ACM Symposium on Operating Systems Principles*, pp. 47–62, 2019.

Norm Jouppi, George Kurian, Sheng Li, Peter Ma, Rahul Nagarajan, Lifeng Nai, Nishant Patil, Suvinay Subramanian, Andy Swing, Brian Towles, et al. Tpu v4: An optically reconfigurable supercomputer for machine learning with hardware support for embeddings. In *Proceedings of the 50th annual international symposium on computer architecture*, pp. 1–14, 2023.

Sehoon Kim, Coleman Hooper, Thanakul Wattanawong, Minwoo Kang, Ruohan Yan, Hasan Genc, Grace Dinh, Qijing Huang, Kurt Keutzer, Michael W Mahoney, et al. Full stack optimization of transformer inference: a survey. *arXiv preprint arXiv:2302.14017*, 2023.

Robert Tjarko Lange, Qi Sun, Aaditya Prasad, Maxence Faldor, Yujin Tang, and David Ha. Towards robust agentic cuda kernel benchmarking, verification, and optimization. *arXiv preprint arXiv:2509.14279*, 2025.

Xiaoya Li, Xiaofei Sun, Albert Wang, Jiwei Li, and Chris Shum. Cuda-11: Improving cuda optimization via contrastive reinforcement learning. *arXiv preprint arXiv:2507.14111*, 2025.

Sean Lie. Cerebras architecture deep dive: First look inside the hw/sw co-design for deep learning: Cerebras systems. In *2022 IEEE Hot Chips 34 Symposium (HCS)*, pp. 1–34. IEEE Computer Society, 2022.

Aixin Liu, Bei Feng, Bing Xue, Bingxuan Wang, Bochao Wu, Chengda Lu, Chenggang Zhao, Chengqi Deng, Chenyu Zhang, Chong Ruan, et al. Deepseek-v3 technical report. *arXiv preprint arXiv:2412.19437*, 2024.

Meta. Mtia, 2024. URL <https://ai.meta.com/blog/next-generation-meta-training-inference-accelerator-AI-MTIA/>.

Alexander Novikov, Ngân Vũ, Marvin Eisenberger, Emilien Dupont, Po-Sen Huang, Adam Zsolt Wagner, Sergey Shirobokov, Borislav Kozlovskii, Francisco JR Ruiz, Abbas Mehrabian, et al. Alphaevolve: A coding agent for scientific and algorithmic discovery. *arXiv preprint arXiv:2506.13131*, 2025.

OpenAI. Openai-designed ai accelerators, 2025. URL <https://openai.com/index/openai-and-broadcom-announce-strategic-collaboration/>.

Anne Ouyang, Simon Guo, Simran Arora, Alex L Zhang, William Hu, Christopher Ré, and Azalia Mirhoseini. Kernelbench: Can llms write efficient gpu kernels? *arXiv preprint arXiv:2502.10517*, 2025a.

Siru Ouyang, Jun Yan, I Hsu, Yanfei Chen, Ke Jiang, Zifeng Wang, Rujun Han, Long T Le, Samira Daruki, Xiangru Tang, et al. Reasoningbank: Scaling agent self-evolving with reasoning memory. *arXiv preprint arXiv:2509.25140*, 2025b.

Raghu Prabhakar, Ram Sivaramakrishnan, Darshan Gandhi, Yun Du, Mingran Wang, Xiangyu Song, Kejie Zhang, Tianren Gao, Angela Wang, Xiaoyan Li, et al. Sambanova sn40l: Scaling the ai memory wall with dataflow and composition of experts. In *2024 57th IEEE/ACM International Symposium on Microarchitecture (MICRO)*, pp. 1353–1366. IEEE, 2024.

Qualcomm. Ai200 and ai250, 2025. URL <https://www.qualcomm.com/news/releases/2025/10/qualcomm-unveils-ai200-and-ai250-redefining-rack-scale-data-cent>.

Qwen Team. Qwen3 technical report, 2025. URL <https://arxiv.org/abs/2505.09388>.

- Mark Saroufim, Jiannan Wang, Bert Maher, Sahan Paliskara, Laura Wang, Shahin Sefati, and Manuel Candales. Backendbench: An evaluation suite for testing how well llms and humans can write pytorch backends, 2025. URL <https://github.com/meta-pytorch/BackendBench>.
- Jay Shah, Ganesh Bikshandi, Ying Zhang, Vijay Thakkar, Pradeep Ramani, and Tri Dao. Flashattention-3: Fast and accurate attention with asynchrony and low-precision. *Advances in Neural Information Processing Systems*, 37:68658–68685, 2024.
- Benjamin F Spector, Simran Arora, Aaryan Singhal, Daniel Y Fu, and Christopher Ré. Thunderkitens: Simple, fast, and adorable ai kernels. *arXiv preprint arXiv:2410.20399*, 2024.
- Zeyi Sun, Ziyu Liu, Yuhang Zang, Yuhang Cao, Xiaoyi Dong, Tong Wu, Dahua Lin, and Jiaqi Wang. Seagent: Self-evolving computer use agent with autonomous learning from experience. *arXiv preprint arXiv:2508.04700*, 2025.
- Vijay Thakkar, Pradeep Ramani, Cris Cecka, Aniket Shivam, Honghao Lu, Ethan Yan, Jack Kosarian, Mark Hoemmen, Haicheng Wu, Andrew Kerr, Matt Nicely, Duane Merrill, Dustyn Blasig, Fengqi Qiao, Piotr Majcher, Paul Springer, Markus Hohnerbach, Jin Wang, and Manish Gupta. CUTLASS, January 2023. URL <https://github.com/NVIDIA/cutlass>.
- Hongzheng Tian, Alok Mishra, Zhiheng Chen, Rolando P Hong Enriquez, Dejan Milojicic, Eitan Frachtenberg, and Sitao Huang. Heterobench: Multi-kernel benchmarks for heterogeneous systems. In *Proceedings of the 16th ACM/SPEC International Conference on Performance Engineering*, pp. 320–333, 2025.
- Anjiang Wei, Allen Nie, Thiago S. F. X. Teixeira, Rohan Yadav, Wonchan Lee, Ke Wang, and Alex Aiken. Improving parallel program performance with LLM optimizers via agent-system interfaces. In *Forty-second International Conference on Machine Learning*, 2025. URL <https://openreview.net/forum?id=3h80HyStMH>.
- Zhongzhen Wen, Yinghui Zhang, Zhong Li, Zhongxin Liu, Linna Xie, and Tian Zhang. Multikernelbench: A multi-platform benchmark for kernel generation. *arXiv e-prints*, pp. arXiv-2507, 2025.
- Samuel Williams, Andrew Waterman, and David Patterson. Roofline: an insightful visual performance model for multicore architectures. *Communications of the ACM*, 52(4):65–76, 2009.
- Jiin Woo, Shaowei Zhu, Allen Nie, Zhen Jia, Yida Wang, and Youngsuk Park. Tritonrl: Training llms to think and code triton without cheating. *arXiv preprint arXiv:2510.17891*, 2025.
- Mengdi Wu, Xinhao Cheng, Shengyu Liu, Chunan Shi, Jianan Ji, Man Kit Ao, Praveen Velliengiri, Xupeng Miao, Oded Padon, and Zhihao Jia. Mirage: A {Multi-Level} superoptimizer for tensor programs. In *19th USENIX Symposium on Operating Systems Design and Implementation (OSDI 25)*, pp. 21–38, 2025.
- Zihao Ye, Lequn Chen, Ruihang Lai, Wuwei Lin, Yineng Zhang, Stephanie Wang, Tianqi Chen, Baris Kasikci, Vinod Grover, Arvind Krishnamurthy, et al. Flashinfer: Efficient and customizable attention engine for llm inference serving. *arXiv preprint arXiv:2501.01005*, 2025.
- Alex L Zhang, Matej Sirovatka, Erik Schultheis, Benjamin Horowitz, and Mark Saroufim. Kernelbot: A competition platform for writing heterogeneous gpu code. In *Championing Open-source DEvelopment in ML Workshop@ ICML25*, 2025a.
- Genghan Zhang, Weixin Liang, Olivia Hsu, and Kunle Olukotun. Adaptive self-improvement llm agentic system for ml library development. *arXiv preprint arXiv:2502.02534*, 2025b.
- Zeyu Zhang, Quanyu Dai, Xiaohe Bo, Chen Ma, Rui Li, Xu Chen, Jieming Zhu, Zhenhua Dong, and Ji-Rong Wen. A survey on the memory mechanism of large language model-based agents. *ACM Transactions on Information Systems*, 43(6):1–47, 2025c.
- Chenggang Zhao, Chengqi Deng, Chong Ruan, Damai Dai, Huazuo Gao, Jiashi Li, Liyue Zhang, Panpan Huang, Shangyan Zhou, Shirong Ma, et al. Insights into deepseek-v3: Scaling challenges and reflections on hardware for ai architectures. In *Proceedings of the 52nd Annual International Symposium on Computer Architecture*, pp. 1731–1745, 2025.

A APPENDIX

A.1 PROFILING SERVICE DETAILS

AccelOpt requires a profiling service with robust correctness checking and accurate performance measurement to provide reliable feedback signals to maintain an evolving high-quality set of kernels and accumulate useful optimization memory. Due to the vast amount of kernels that need to be sampled to explore the optimization space, it also requires sufficient parallelism in the evolution process.

For correctness checking, we check the kernels to be correct under inputs with several different random seeds, following the established practice in KernelBench Ouyang et al. (2025a). We used the correctness criteria of $\|output - cpu_{ref}\| < tol \times \|cpu_{ref}\|$ with a tight tol individually set for each task.

Although running on CPU with full precision is slower than running the reference implementation on other accelerators like GPU especially for the data intensive applications NKIBench targets, it has higher fidelity because there is no IEEE standard for special functions like exponential and CPU implementation is widely accepted as the ground truth. At most 10 rounds, and the performance different threshold is 1% for Trainium 1 and 4% for Trainium 2. Each round has 2 warmup iterations and 10 repeated runs.

For performance measurement, we measure only the execution time, excluding compilation latency. Each round includes warm-up iterations and averages results across multiple runs. To further mitigate fluctuation, we conduct several rounds and select the one with the smallest relative difference, or the first within a predefined threshold. Neuron Profile AWS (2025) is used to provide detailed profiling information (full list in Appendix Figure 13).

A.2 COST ANALYSIS

This section conducts cost analysis to identify key factors in optimization memory configuratin and best models that affect the cost-benefit trade-off. The benefit is measured by the geometric mean across all problems of each problem’s maximum speedup achieved over all iterations.




Figure 9: Ablation studies on cost. (a) shows executor tuning, (b) shows planner tuning, and (c) shows the cost-benefit trade-off across TopK/ExpN.

Increasing memory capacity (ExpN) is more cost-efficient than increasing memory update eagerness (TopK). As shown in Figure 9c, increasing TopK and ExpN both can help increase the best speedup. This demonstrates that more optimization memories and more frequent updates to the memory can both be beneficial. As the ExpN increases, σ can collect experiences from more

iterations preceding the last iteration. As the TopK increases, σ can collect more experiences from the current iteration. Comparing ① and ③ with ② and ④, under similar cost, the delta of speedup is much larger when increasing ExpN than when increasing the TopK. Therefore, we use TopK=8, ExpN=16 for experiments in Section 4.1.

We also observe that the effectiveness of increasing ExpN depends on the model. As shown in Figure 9a, Qwen3-Coder-30B gains 4.6% speedup improvement with extra \$12.33 cost. On the contrary, the extra \$13.81 cost only brings 0.6% speedup improvement in gpt-oss-120b.

Switching base models for agents can have different cost-benefit trade-offs. As shown in Figure 9a, the executor model needs to be capable enough to understand and correctly implement the plan. Qwen3-Coder-30B and Qwen3-Coder-480B come from the same model family, and the larger one gets better performance. Qwen3-Coder-30B and gpt-oss-120b have the same cost per token, while gpt-oss-120b is a reasoning model. The extra reasoning tokens increase the price but also buy a higher speedup.

Using the best configuration discovered from Figure 9c and Figure 9a: gpt-oss-120b as executor with Topk=8, ExpN=16, we switch the planners in Figure 9b. Different from switching executors, we did not observe substantial differences in speedup when switching planners. This implies that **further performance improvements could first focus on enhancing the executor’s capability.**

A.3 PEEPHOLE OPTIMIZATION

AccelOpt can accomplish peephole optimizations like algebraic simplification and hardware-level intrinsic fusion. For example, AccelOpt simplifies the expression $\theta_{t-1} - \gamma\lambda\theta_{t-1}$ to $(1 - \gamma\lambda)\theta_{t-1}$, enabling precomputation of $(1 - \gamma\lambda)$. Additionally, AccelOpt can recognize idiomatic instruction patterns such as $\text{reciprocal}(\text{sqrt}(\dots)) \Rightarrow \text{rsqrt}(\dots)$, which reduces intermediate tensors. For SiLU, AccelOpt can conduct transformation $x/(1 + e^{-x}) \Rightarrow x \cdot \text{sigmoid}(x)$ to leverage NKI’s specialized instruction, resulting in more efficient execution.

A.4 EXTRA INFORMATION

```

TILE_M = nl.tile_size.gemm_stationary_fmax # 128
TILE_K = nl.tile_size.pmax # 128
TILE_N = nl.tile_size.gemm_moving_fmax # 512

# Use affine_range to loop over tiles
for m in nl.affine_range(M // TILE_M):
    for n in nl.affine_range(N // TILE_N):
        # Allocate a tensor in PSUM
        res_psum = nl.zeros((TILE_M, TILE_N), nl.float32, buffer=nl.psum)

        for k in nl.affine_range(K // TILE_K):
            # Declare the tiles on SBUF
            lhsT_tile = nl.ndarray((TILE_K, TILE_M), dtype=lhsT.dtype, buffer=nl.sbuf)
            rhs_tile = nl.ndarray((TILE_K, TILE_N), dtype=rhs.dtype, buffer=nl.sbuf)

            # Load tiles from lhsT and rhs
            lhsT_tile[...] = nl.load(lhsT[k * TILE_K:(k + 1) * TILE_K,
                                     m * TILE_M:(m + 1) * TILE_M])
            rhs_tile[...] = nl.load(rhs[k * TILE_K:(k + 1) * TILE_K,
                                       n * TILE_N:(n + 1) * TILE_N])

            # Accumulate
            res_psum += nl.matmul(lhsT_tile[...], rhs_tile[...], transpose_x=True)
    
```

① Software-managed memory hierarchy

② Tiles as basic data structure

③ Specialized instructions

Figure 10: An example NKI program snippet adopted from an official NKI example.

A.5 EXPERIMENT DETAILS

We configure gpt-oss-20b and gpt-oss-120b with medium reasoning efforts, and we enable the thinking mode of Claude Sonnet 4 with max sequence length 20k and max output length 10k with temper-

Table 1: Peak achievable hardware statistics.

Metric (single core)	Trainium 1	Trainium 2
Peak _{BW} (GB / s)	440.2	640.0
Peak _{MM} (TFLOPS)	23.75	19.75
Peak _{Vec} (GFLOPS)	286.8	550.0

Name	Workload	Config	Latency (ms)
AdamW	DeepSeek-MoE-16B	M=10944, N=2048	1.999781
Add + RMSNorm + Matmul	Qwen3 0.6B	K=1024, M=4096, N=2048	1.221669
BatchMatmul	Falcon-40B	B=16, K=64, M=4096, N=4096	4.610465
BatchMatmul + Softmax	Falcon-40B	K=64, M=4096, N=4096	12.017064
Group Query Attention	Qwen3 0.6B/1.7B	B=1, D=128, KH=8, N=4096, QH=16	19.116845
LoRA	DeepSeek-V2.5	K=5120, M=4096, N=12288, R=128	30.171885
Mamba block	Synthesized	C=256, M=7168, S=16	2.888772
Matmul + Add + RMSNorm	Qwen3 1.7B	K=2048, M=4096, N=2048	2.666759
Matmul	DeepSeek-V2.5	K=5120, M=4096, N=12288	35.270497
RMSNorm + Matmul	Qwen3 0.6B	K=1024, M=4096, N=2048	1.055673
RoPE	Qwen3 32B	B=1, D=128, H=64, N=4096	4.332847
SiLU	DeepSeek-V3 671B	M=4096, N=7168	1.332936
SwiGLU	Qwen3 0.6B	K=1024, M=4096, N=3072	4.221982
Transpose + Matmul	DeepSeek-MoE-16B	K=2048, M=4096, N=10944	9.612081

Table 2: Description of each type of tasks that come from Liu et al. (2024); Dai et al. (2024); Qwen Team (2025); Almazrouei et al. (2023); Gu & Dao (2024)

ature 1.0. We use the default sampling setting in vllm¹ for all open-source models. We use logfire² to record the LLM query information.

We use T=16 for all experiments in Section 4. Before Section A.2, Qwen3-Coder-480B acts as proposer and gpt-oss-120b for other agents and on Trainium 1 if not noted. Section 4.1 uses B=6, N=12, K=2, T=16, Topk=8, and ExpN=16 on Trainium 1 and 2. The optimizations in Section 4.2 appear in several experiments, and we select one from them. Peephole optimization appears in B=6, N=12, K=2, Topk=8, and ExpN=8 on Trainium 2. Loop optimization is from B=6, N=12, K=4.

Using Claude Sonnet 4 as agent backbones in AccelOpt can reduce expenses compared with repeated sampling, but is still more expensive than only using open-source models. Table 4 indicates that using gpt-oss-120b for both the planner and executor achieves the best performance and cost. Although extensive hyperparameter tuning was limited due to cost constraints, AccelOpt already reduces expenses compared with repeated sampling speedup 1.222 (\$5806.83).

Table 4: Apply Claude Sonnet 4 to AccelOpt.

Planner	Executor	Speedup (Cost)
Claude Sonnet 4	Claude Sonnet 4	1.226 (\$1732.73)
gpt-oss-120b	Claude Sonnet 4	1.213 (\$1269.98)
Claude Sonnet 4	gpt-oss-120b	1.208 (\$1223.05)
gpt-oss-120b	gpt-oss-120b	1.235 (\$139.00)

We found that LLMs, especially gpt-oss, can exploit the correctness checker for certain kernel workloads. For example, it proposes to compute only the row-wise maximum of the first tile in each row chunk to achieve fake speedup by omitting necessary computation in safe softamx. This finding calls for more rigorous equivalence checking than the common practice of testing with random inputs.

¹<https://docs.vllm.ai/en/latest/>

²<https://pydantic.dev/logfire>

Table 3: Token cost. For open-source models, we use Fireworks API price <https://fireworks.ai/>. For Claude Sonnet 4, we use Anthropic API price <https://docs.claude.com/en/docs/about-claude/pricing> and exclude the reasoning tokens. All prices were accessed on 2025-10-18.

Model	Input cost (\$ / 1M tokens)	Output cost (\$ / 1M tokens)
Claude Sonnet 4	3	15
gpt-oss-20b	0.07	0.3
gpt-oss-120b	0.15	0.6
Qwen3-Coder-30B	0.15	0.6
Qwen3-235B-A22B-Thinking-2507	0.22	0.88
Qwen3-Coder-480B	0.45	1.8

A.6 PROMPTS

The system prompt Planner’s system prompt is composed of NKI base knowledge(Figure 12), profiling terminology (Figure 13), and a user template (Figure 14). Executor’s system prompt is composed of the same NKI base knowledge as planner, and a concentrated NKI programming guide (Figure 15 and Figure 16). This guide is adopted from the public NKI programming document and tuned for the agents based on their common errors. Empirically, we find that the planners’ output has a stable pattern. Therefore, we directly put planners’ output into executors’ prompt without extra formatting. We randomly change the order of profiling items across samples for higher randomness of planner.

```

if __name__ == "__main__":
    inputs = get_inputs()
    ref_output = forward(*inputs)
    kernel_output = transform_nki_outputs(kernel(*transform_to_nki_inputs(inputs)), ref_output)
    assert np.allclose(kernel_output, ref_output, atol=1e-4, rtol=1e-2)

```

Figure 11: Kernel usage in executor’s user prompt template

A.7 CLAUDE SONNET 4 BASE PROMPT

```

You are a performance optimization expert for Neuron Kernel Interface (NKI).

Here is some information about the NKI API:
1. By default, NKI infers the first dimension (that is, the left most dimension) as the partition dimension of Tensor. Users could also explicitly annotate the partition dimension with par_dim from nki.language. The dimensions on the right of partition dimensions are the free dimension F where elements are read and written sequentially.

2. NKI requires the free dimensions size of PSUM to not exceed the architecture limitation of 512. Each partition of SBUF buffer cannot exceed 192KB

3. NKI requires the number of partitions of a tile to not exceed the architecture limitation of 128.

4. nki.isa.nc_matmul(stationary, moving, is_stationary_onezero=False, is_moving_onezero=False, mask=None, is_transpose=False):
nki.isa.nc_matmul computes transpose(stationary) @ moving matrix multiplication using Tensor Engine. The nc_matmul instruction must read inputs from SBUF and write outputs to PSUM. Therefore, the stationary and moving must be SBUF tiles, and the result tile is a PSUM tile. 128x128 stationary + 128x512 moving can achieve optimal throughput.
Parameters:
- stationary - the stationary operand on SBUF; layout: (partition axis <= 128, free axis <= 128)
- moving - the moving operand on SBUF; layout: (partition axis <= 128, free axis <= 512)
- is_stationary_onezero - hints to the compiler whether the stationary operand is a tile with ones/zeros only.
- is_moving_onezero - hints to the compiler if the moving operand is a tile with ones/zeros only.
- is_transpose - hints to the compiler that this is a transpose operation with moving as an identity matrix.
- mask - a compile-time constant predicate that controls whether/how this instruction is executed.

5. nki.isa.nc_transpose(x) is equivalent to and has the same performance as nki.isa.nc_matmul(x, identity_matrix, is_moving_onezero=True, is_transpose=True)

```

Figure 12: NKI API basics

```

# Profile terminology
hbm_read_bytes: Total bytes of data read from HBM using the DMA engines.
hbm_write_bytes: Total bytes of data written to HBM using the DMA engines.
psum_read_bytes: Total bytes of data that are read from PSUM by compute engine instructions.
psum_write_bytes: Total bytes of data that are written to PSUM by compute engine instructions.
sbuf_read_bytes: Total size of all reads from the State Buffer. This includes DMAs reading from and instructions with input from the State Buffer.
sbuf_write_bytes: Total size of all writes to the State Buffer. This includes DMAs writing to and instructions with output to the State Buffer.
spill_reload_bytes: Total bytes of spilled data that was reloaded back to SBUF. Spilled data is the intermediate tensors computed by the engines that cannot fit in the SBUF during execution and must be spilled into HBM. If a spilled tensor is reloaded multiple times into SBUF, this metric will include the spilled tensor size multiplied by the reload count.
spill_save_bytes: Total bytes of spilled data that was saved to HBM. Spilled data is the intermediate tensors computed by the engines that cannot fit in the SBUF during execution and must be spilled into HBM.
hardware_flops: Hardware FLOPs is the FLOP count calculated from all Tensor Engine instructions that Neuron Compiler emits for execution. It includes matmul instructions for data movement (i.e. transposes and partition broadcasts). Note, each floating point multiply-add is counted as two FLOPs. Calculated as 2 * MAC_count * rows * cols * elements.
transpose_flops: 2x the number of MATMUL operations from transposes. This is a subset of hardware_flops.
peak_flops_bandwidth_ratio: The ratio of theoretical max Tensor Engine FLOPs to peak DRAM bandwidth. If mm_arithmetic_intensity is less than this value, the workload is memory bound. If it is greater than this value, the workload is compute bound.
mm_arithmetic_intensity: The ratio of regular MATMUL flops to total DRAM transfer size. If peak_flops_bandwidth_ratio is greater than this value, the workload is memory bound. If it is less than this value, the workload is compute bound. It is calculated as (hardware_flops - transpose_flops) / (hbm_write_bytes + hbm_read_bytes).
hfu_estimated_percent: HFU is Hardware FLOPs Utilization. This reflects the Tensor Engine utilization calculated from all Tensor Engine instructions that Neuron Compiler emits for execution. This metric includes matmul instructions for data movement (i.e. transposes and partition broadcasts) inserted by the compiler to resolve memory layout conflicts. Note, each floating point multiply-add is counted as two FLOPs. Calculated as hardware_flops / (tensor_engine_max_ops_per_sec * total_time) where tensor_engine_max_ops_per_sec is 2 times the number of Tensor Engine elements times the clock speed.
scalar_engine_active_time_percent: Duration of time when Scalar engine is processing at least one instruction (excluding semaphore waits).
vector_engine_active_time_percent: Percentage of time when Vector engine is processing at least one instruction (excluding semaphore waits).
gpsimd_engine_active_time_percent: Percentage of time when GpSimd engine is processing at least one instruction (excluding semaphore waits).
latency: Total duration of on device time for the kernel in milliseconds

```

Figure 13: Profile terminology

```
You are given a problem and a baseline NKI kernel.
You task is to come up with 1 optimization plan to improve the performance of the 'kernel' function, each
  optimization plan should have 1 step.
Please use your proficient knowledge of parallel computing, kernel optimization, tensor compiler
  optimization, computer architecture and any other relevant knowledge to come up with the optimization
  plans.
You should follow the optimization plan guidance to come up with the optimization plans.

# Optimization plan guidance
1. Start from analyzing the profiles and find possible inefficiencies
2. Combine the intuitions with the 'kernel' code to come up with the optimization plans to fix the
  inefficiencies
3. Think of loop ordering, tiling, loop split and merge, liveness analysis, data reuse, reordering
  instructions or blocks of instructions, hoisting redundant operations out of loops, fusion, and other
  methods not listed here.
4. The compiler exists and thus the profile numbers might not match the source code analysis. However, the
  plan can still target optimizing certain metrics.
5. Just use existing NKI APIs in the baseline kernel. Do not invent new APIs in the optimization plans.
6. Don't suggest using lower precision than the baseline kernel in the optimization plan.

# Problem
'''
{problem_code}
'''

# Baseline NKI kernel
'''
{kernel_code}
'''

# Profile
'''
{profile}
'''
```

Figure 14: Planner prompt user template

```

# Output dependencies
NKI requires iterations between affine_range can be executed in parallel require synchronization on the
output. As a result, each iteration of the loop has to write to a different memory location.

Wrong code:
'''
    a = nl.ndarray((4, 128, 512), dtype=nl.float32, buffer=nl.sbuf)

    for i in nl.affine_range(4):
        a[0] = 0 # Unexpected output dependencies, different iterations of i loop write to 'a[0]'
'''
To fix the problem, you could either index the destination with the
missing indices:
Correct code:
'''
    a = nl.ndarray((4, 128, 512), dtype=nl.float32, buffer=nl.sbuf)

    for i in nl.affine_range(4):
        a[i] = 0 # Ok
'''
Or if you want to write to the same memory location, you could use
*sequential_range* which allows writing to the same memory location:
Alternative code:
'''
    a = nl.ndarray((4, 128, 512), dtype=nl.float32, buffer=nl.sbuf)

    for i in nl.sequential_range(4):
        a[0] = 0 # Also ok, we dont expect the sequential_range to execute in parallel
'''

# Tensor indexing
NKI requires either use basic indexing or advanced indexing but not both.
Basic indexing:
Given an N-dimensional array, x, x[index] invokes basic indexing whenever index is a tuple containing any
combination of the following types of objects:
- integers
- slice objects
- Ellipsis objects
- None
Examples of basic indexing:
'''
x[..., 0]
x[:, k * TILE_K: (k + 1) * TILE_K]
x[k * TILE_K: (k + 1) * TILE_K, n * TILE_N: (n + 1) * TILE_N]
'''

Advanced indexing:
Given an N-dimensional array, x, x[index] invokes advanced indexing whenever index is:
- an integer-type or boolean-type nl.ndarray
- a tuple with at least one sequence-type object as an element (e.g. a nl.arange, or nl.ndarray)

Example of advanced indexing:
'''
ix = nl.arange(TILE_M)[: , None]
iz = nl.arange(TILE_N)[None, :]
result[i * TILE_M + ix, slice_start + iz] # This is advanced indexing because ix and iz are nl.arange
'''

```

Figure 15: NKI programming guide

```

# Tensor usage scope
In NKI, control blocks in if/else/for statements will introduce their own scope for tensors. A tensor
  defined in if/else/for control blocks are not allowed to be used outside of the scope.

Wrong code:
'''
for i in range(4):
    if i < 2:
        tmp = nl.load(a)
    else:
        tmp = nl.load(b)

    nl.store(c, tmp) # Error: Local variable 'tmp' is referenced outside of its parent scope ...
'''

Correct code:
'''
for i in range(4):
    tmp = nl.ndarray(shape=a.shape, dtype=a.dtype)
    if i < 2:
        tmp[...] = nl.load(a)
    else:
        tmp[...] = nl.load(b)

    nl.store(c, tmp)
'''

Wrong code:
'''
data = nl.zeros((par_dim(128), 128), dtype=np.float32)

for i in nl.sequential_range(4):
    i_tile = nisa.iota(i, dtype=nl.uint32).broadcast_to(data.shape)
    data = data + i_tile # Warning: shadowing local tensor 'float32 data[128, 128]' with a new object, use '
        data[...] =' if you want to update the existing object

nl.store(ptr, value=data) ## Error: Local variable 'tmp' is referenced outside of its parent scope ...
'''

Correct code:
'''
data = nl.zeros((par_dim(128), 128), dtype=np.float32)

for i in nl.sequential_range(4):
    i_tile = nisa.iota(i, dtype=nl.uint32).broadcast_to(data.shape)
    data[...] = data + i_tile

nl.store(ptr, value=data)
'''

# Access variables
1. Don't use slice with variable size
2. List indices must be integers or slices, not Index
3. Shape element must be integers
4. InstTile cannot be directly assigned to a tensor, use store operation instead.

```

Figure 16: NKI programming guide (continue)

```
You are a helpful assistant for Neural Kernel Interface (NKI) developers.
You will be given an old kernel, a new kernel, and the speedup of the new kernel compared to the old kernel.
Identify the difference between the old and new kernels
If two kernels are identical, just say "No optimization found".
If two kernels are different, summarize a one-step optimization plan that can convert the old kernel to the
    new kernel, and add a short python code snippet of the original and optimized kernels that clearly
    represents the optimization plan.
The optimization plan should be general enough to be applied to other kernels.

The output format is:
**{Short description of the optimization plan}**
{Full description of the optimization plan}
Original code:
'''
{Python code snippet of the slow kernel}
'''
Optimized code:
'''
{Python code snippet of the fast kernel}
'''

# Slow kernel
'''
{slow_kernel}
'''

# Fast kernel
'''
{fast_kernel}
'''

# Speedup
{speedup}
```

Figure 17: Summarizer base prompt and user template

```

**Loop Invariant Code Motion for LHS Matrix Transposition**
The computation of the left-hand side (LHS) matrix transposition (v7, v8, v9) is invariant with respect to
the inner loop index i1. By moving this computation outside the i1 loop and storing the result in a
global buffer (v9_global), we eliminate redundant recomputation across i1 iterations. This
optimization reduces memory bandwidth usage and computational overhead by reusing precomputed results.

Original code:
```python
for i0 in nl.affine_range(16):
 for i1 in nl.affine_range(16):
 v6[i0, i1, ...] = ... # RHS load
 for i2 in range(4):
 for i3 in range(8):
 v7[i1, i0, i2, i3, ...] = ... # LHS load
 v8[i0, i1, i2, i3, ...] = ... # Matmul
 v9[i1, i0, i2, ...] = ... # Store
...
```

Optimized code:
```python
for i0 in nl.affine_range(16):
 # Precompute LHS outside i1 loop
 for i2 in range(4):
 for i3 in range(8):
 v7[i0, 0, i2, i3, ...] = ... # LHS load (invariant)
 v8[0, i0, i2, i3, ...] = ... # Matmul (invariant)
 v9_global[i0, i2, ...] = ... # Global storage

 for i1 in nl.affine_range(16):
 v6[i0, i1, ...] = ... # RHS load
 for i2 in range(4):
 for i4 in range(8):
 # Reuse precomputed LHS
 v10[i0, i1, i2, i4, ...] = nisa.nc_matmul(
 v9_global[i0, i2, ...], # Reused buffer
 v6[i0, i1, ...],
 ...
)
...
```

**Increase the tile size in the innermost dimension from 256 to 512 and reduce the corresponding outer loop
iteration counts by half (from 16 to 8) to maintain the same total data size. This reduces loop
overhead and improves memory access efficiency.**

Original code:
```
v6 = nl.ndarray((16, 16, nl.par_dim(64), 256), dtype=np.float32, name='rhs_local_89', buffer=nl.sbuf)
...
for i0 in nl.affine_range(16):
 for i1 in nl.affine_range(16):
 ... # as above
...
for i6 in nl.affine_range(4):
 for i7 in nl.affine_range(8):
 ...
 for i10 in nl.affine_range(16):
 nl.store(v3[i0, 8*i6 + i7, ... , 256*i10 + ...], ...)
...
```

Optimized code:
```
v6 = nl.ndarray((16, 8, nl.par_dim(64), 512), dtype=np.float32, name='rhs_local_89', buffer=nl.sbuf)
...
for i0 in nl.affine_range(16):
 for i1 in nl.affine_range(8):
 ... # as above
...
for i6 in nl.affine_range(4):
 for i7 in nl.affine_range(8):
 ...
 for i10 in nl.affine_range(8):
 nl.store(v3[i0, 8*i6 + i7, ... , 512*i10 + ...], ...)
...
```

```

Figure 18: Example of past experiences after the iteration in Figure 2

```

**Increased Tile Size for Last Dimension with Loop Fusion**
The optimization doubles the tile size of the last dimension (from 256 to 512) in the input/output arrays
and halves the corresponding loop iteration counts. This reduces loop overhead and improves memory
access efficiency by processing larger contiguous blocks per iteration. Specifically:
1. The last dimension tile size in arrays (v6, v10, v11, v14, v17) is doubled
2. Loop ranges for i1 (outer) and i8/i10 (inner) are halved
3. Stride calculations in load/store operations are adjusted accordingly

Original code:
```python
v6 = nl.ndarray((16, 16, nl.par_dim(64), 256), ...)
for i0 in nl.affine_range(16):
 for i1 in nl.affine_range(16): # 16 iterations
 v6[i0, i1, ...] = nl.load(v2[..., 256*i1 + ...], ...)
 for i2 in nl.affine_range(4):
 for i4 in nl.affine_range(8):
 v10[...] = nisa.nc_matmul(...) # 256 last dim
 v11[...] = nl.copy(v10) # 256 last dim
 for i6 in nl.affine_range(4):
 for i7 in nl.affine_range(8):
 for i10 in nl.affine_range(16): # 16 iterations
 nl.store(v3[..., 256*i10 + ...], ...)
```

Optimized code:
```python
v6 = nl.ndarray((16, 8, nl.par_dim(64), 512), ...) # Last dim 512
for i0 in nl.affine_range(16):
 for i1 in nl.affine_range(8): # HALVED: 8 iterations
 v6[i0, i1, ...] = nl.load(v2[..., 512*i1 + ...], ...) # Stride 512
 for i2 in nl.affine_range(4):
 for i4 in nl.affine_range(8):
 v10[...] = nisa.nc_matmul(...) # 512 last dim
 v11[...] = nl.copy(v10) # 512 last dim
 for i6 in nl.affine_range(4):
 for i7 in nl.affine_range(8):
 for i10 in nl.affine_range(8): # HALVED: 8 iterations
 nl.store(v3[..., 512*i10 + ...], ...) # Stride 512
```

**Increase the tile size along the inner dimension to reduce the number of outer loop iterations**
The optimization increases the tile size in the inner dimension from 256 to 512 elements, which reduces the
number of iterations for the outer loops (i1 from 16 to 8, and i8 from 16 to 8). This improves
performance by reducing loop overhead and enhancing data locality through processing larger chunks of
data per iteration. The array dimensions and stride calculations are adjusted accordingly to maintain
the same total data processing volume.

Original code:
```python
v6 = nl.ndarray((16, 16, nl.par_dim(64), 256), ...)
...
for i0 in ...:
 for i1 in nl.affine_range(16):
 v6[i0, i1, ...] = nl.load(v2[i0, ..., 256*i1 + ...], ...)
 ...
 for ...:
 v10[...] = ... # with inner dimension 256
 ...
 for ...:
 for i8 in nl.affine_range(16):
 ... 256 * i10 + ...
```

Optimized code:
```python
v6 = nl.ndarray((16, 8, nl.par_dim(64), 512), ...)
...
for i0 in ...:
 for i1 in nl.affine_range(8):
 v6[i0, i1, ...] = nl.load(v2[i0, ..., 512*i1 + ...], ...)
 ...
 for ...:
 v10[...] = ... # with inner dimension 512
 ...
 for ...:
 for i8 in nl.affine_range(8):
 ... 512 * i10 + ...
```

```

Figure 19: Example of past experiences after the iteration in Figure 2 (continued)

```

**Loop Fusion and Dimension Reshaping for Improved Data Locality**
The key optimization involves fusing two nested loops (over 'i1' and 'i5') into a single outer loop ('i1')
by reshaping tensor dimensions and adjusting loop ranges. This reduces loop nesting overhead, improves
data locality by consolidating memory accesses, and enables more efficient parallelization.
Specifically:
1. The loop over 'i5' (originally iterating 2 times) is fused into the outer 'i1' loop by extending its
   range from 4 to 16 iterations.
2. Tensor dimensions are reshaped to reflect the fused loop structure (e.g., 'v6' last dimension changes
   from 1024 to 256).
3. Reduction operations are simplified by eliminating the inner 'i5' loop and adjusting tensor reduction
   axes.

Original code:
```python
Original nested loop structure with i1 (4 iters) and i5 (2 iters)
for i0 in nl.affine_range(16):
 for i1 in nl.affine_range(4):
 v6[i0, i1, :, :] = nl.load(v2[i0, :, 1024*i1 : 1024*(i1+1)], ...)
 for i2 in nl.affine_range(4):
 for i4 in nl.affine_range(8):
 for i5 in nl.affine_range(2): # Inner i5 loop
 # Process 512-element chunks
 v10[...] = nisa.nc_matmul(..., v6[i0, i1, :, 512*i5 : 512*(i5+1)], ...)
 # Reduction over i1+i5
 v12[...] = nl.loop_reduce(..., loop_indices=[i1, i5])
...

Optimized code:
```python
# Fused loop: i1 now runs 16 times (4*2) with reshaped tensors
for i0 in nl.affine_range(16):
    for i1 in nl.affine_range(16): # Fused i1+i5 dimension
        v6[i0, i1, :, :] = nl.load(v2[i0, :, 256*i1 : 256*(i1+1)], ...) # 256-element blocks
    for i2 in nl.affine_range(4):
        for i4 in nl.affine_range(8):
            # Process full 256-element blocks (no inner i5)
            v10[...] = nisa.nc_matmul(..., v6[i0, i1, :, :], ...)
            # Simpler reduction over i1 only
            v12[...] = nl.loop_reduce(..., loop_indices=[i1])
...

```

Figure 20: Example of past experiences after the iteration in Figure 2 (continued)

You are a performance optimization expert for Neuron Kernel Interface (NKI). You are given a problem and a baseline NKI kernel. Your task is to optimize the baseline kernel. Please use your proficient knowledge of parallel computing, kernel optimization, tensor compiler optimization, computer architecture and any other relevant knowledge to optimize the kernel. You should follow the optimization guidance, information about the NKI API, and all requirements to optimize the kernel.

Optimization guidance

1. Start from analyzing the profiles and find possible inefficiencies
2. Combine the intuitions with the 'kernel' code to first come up with the optimization plans to fix the inefficiencies, then optimize the kernel according to the plans.
3. Think of loop ordering, tiling, loop split and merge, liveness analysis, data reuse, reordering instructions or blocks of instructions, hoisting redundant operations out of loops, fusion, and other methods not listed here.
4. The compiler exists and thus the profile numbers might not match the source code analysis. However, you can still target optimizing certain metrics.
5. Don't use lower precision than the baseline kernel.

Here is some information about the NKI API:

1. By default, NKI infers the first dimension (that is, the left most dimension) as the partition dimension of Tensor. Users could also explicitly annotate the partition dimension with `par_dim` from `nki.language`. The dimensions on the right of partition dimensions are the free dimension F where elements are read and written sequentially.
2. NKI requires the free dimensions size of PSUM to not exceed the architecture limitation of 512. Each partition of SBUF buffer cannot exceed 192KB
3. NKI requires the number of partitions of a tile to not exceed the architecture limitation of 128.
4. `nki.isa.nc_matmul(stationary, moving, is_stationary_onezero=False, is_moving_onezero=False, mask=None, is_transpose=False)`:
`nki.isa.nc_matmul` computes transpose(stationary) @ moving matrix multiplication using Tensor Engine. The `nc_matmul` instruction must read inputs from SBUF and write outputs to PSUM. Therefore, the stationary and moving must be SBUF tiles, and the result tile is a PSUM tile. 128x128 stationary + 128x512 moving can achieve optimal throughput.
Parameters:
- `stationary` - the stationary operand on SBUF; layout: (partition axis <= 128, free axis <= 128)
- `moving` - the moving operand on SBUF; layout: (partition axis <= 128, free axis <= 512)
- `is_stationary_onezero` - hints to the compiler whether the stationary operand is a tile with ones/zeros only.
- `is_moving_onezero` - hints to the compiler if the moving operand is a tile with ones/zeros only.
- `is_transpose` - hints to the compiler that this is a transpose operation with moving as an identity matrix.
- `mask` - a compile-time constant predicate that controls whether/how this instruction is executed.
5. `nki.isa.nc_transpose(x)` is equivalent to `and` and has the same performance as `nki.isa.nc_matmul(x, identity_matrix, is_moving_onezero=True, is_transpose=True)`
6. `'nki.language.sigmoid'`, `'nki.language.rsqrt'`, and `'nki.language.silu'` can be used as activation functions of `'nki.isa.activation'`.

Profile terminology

`hbm_read_bytes`: Total bytes of data read from HBM using the DMA engines.
`hbm_write_bytes`: Total bytes of data written to HBM using the DMA engines.
`psum_read_bytes`: Total bytes of data that are read from PSUM by compute engine instructions.
`psum_write_bytes`: Total bytes of data that are written to PSUM by compute engine instructions.
`sbuf_read_bytes`: Total size of all reads from the State Buffer. This includes DMAs reading from and instructions with input from the State Buffer.
`sbuf_write_bytes`: Total size of all writes to the State Buffer. This includes DMAs writing to and instructions with output to the State Buffer.
`spill_reload_bytes`: Total bytes of spilled data that was reloaded back to SBUF. Spilled data is the intermediate tensors computed by the engines that cannot fit in the SBUF during execution and must be spilled into HBM. If a spilled tensor is reloaded multiple times into SBUF, this metric will include the spilled tensor size multiplied by the reload count.
`spill_save_bytes`: Total bytes of spilled data that was saved to HBM. Spilled data is the intermediate tensors computed by the engines that cannot fit in the SBUF during execution and must be spilled into HBM.
`hardware_flops`: Hardware FLOPs is the FLOP count calculated from all Tensor Engine instructions that Neuron Compiler emits for execution. It includes `matmul` instructions for data movement (i.e. transposes and partition broadcasts). Note, each floating point multiply-add is counted as two FLOPs. Calculated as $2 * \text{MAC_count} * \text{rows} * \text{cols} * \text{elements}$.
`transpose_flops`: 2x the number of `MATMUL` operations from transposes. This is a subset of `hardware_flops`.
`peak_flops_bandwidth_ratio`: The ratio of theoretical max Tensor Engine FLOPS to peak DRAM bandwidth. If `mm_arithmetic_intensity` is less than this value, the workload is memory bound. If it is greater than this value, the workload is compute bound.
`mm_arithmetic_intensity`: The ratio of regular `MATMUL` flops to total DRAM transfer size. If `peak_flops_bandwidth_ratio` is greater than this value, the workload is memory bound. If it is less than this value, the workload is compute bound. It is calculated as $(\text{hardware_flops} - \text{transpose_flops}) / (\text{hbm_write_bytes} + \text{hbm_read_bytes})$.
`hfu_estimated_percent`: HFU is Hardware FLOPs Utilization. This reflects the Tensor Engine utilization calculated from all Tensor Engine instructions that Neuron Compiler emits for execution. This metric includes `matmul` instructions for data movement (i.e. transposes and partition broadcasts) inserted by the compiler to resolve memory layout conflicts. Note, each floating point multiply-add is counted as two FLOPs. Calculated as $\text{hardware_flops} / (\text{tensor_engine_max_ops_per_sec} * \text{total_time})$ where `tensor_engine_max_ops_per_sec` is 2 times the number of Tensor Engine elements times the clock speed.
`scalar_engine_active_time_percent`: Duration of time when Scalar engine is processing at least one instruction (excluding semaphore waits).
`vector_engine_active_time_percent`: Percentage of time when Vector engine is processing at least one instruction (excluding semaphore waits).
`gpsimd_engine_active_time_percent`: Percentage of time when GpSimd engine is processing at least one instruction (excluding semaphore waits).
`latency`: Total duration of on device time for the kernel in milliseconds

Figure 21: Base prompt for sampling Claude Sonnet 4.

```

# Requirements
## Output dependencies
NKI requires iterations between affine_range can be executed in parallel require synchronization on the
output. As a result, each iteration of the loop has to write to a different memory location.

Wrong code:
'''
a = nl.ndarray((4, 128, 512), dtype=nl.float32, buffer=nl.sbuf)

for i in nl.affine_range(4):
    a[0] = 0 # Unexpected output dependencies, different iterations of i loop write to 'a[0]'
'''
To fix the problem, you could either index the destination with the
missing indices:
Correct code:
'''
a = nl.ndarray((4, 128, 512), dtype=nl.float32, buffer=nl.sbuf)

for i in nl.affine_range(4):
    a[i] = 0 # Ok
'''
Or if you want to write to the same memory location, you could use
*sequential_range* which allows writing to the same memory location:
Alternative code:
'''
a = nl.ndarray((4, 128, 512), dtype=nl.float32, buffer=nl.sbuf)

for i in nl.sequential_range(4):
    a[0] = 0 # Also ok, we dont expect the sequential_range to execute in parallel
'''

## Tensor indexing
NKI requires either use basic indexing or advanced indexing but not both.
Basic indexing:
Given an N-dimensional array, x, x[index] invokes basic indexing whenever index is a tuple containing any
combination of the following types of objects:
- integers
- slice objects
- Ellipsis objects
- None
Examples of basic indexing:
'''
x[..., 0]
x[:, k * TILE_K: (k + 1) * TILE_K]
x[k * TILE_K: (k + 1) * TILE_K, n * TILE_N: (n + 1) * TILE_N]
'''

Advanced indexing:
Given an N-dimensional array, x, x[index] invokes advanced indexing whenever index is:
- an integer-type or boolean-type nl.ndarray
- a tuple with at least one sequence-type object as an element (e.g. a nl.arange, or nl.ndarray)

Example of advanced indexing:
'''
ix = nl.arange(TILE_M)[: , None]
iz = nl.arange(TILE_N)[None, :]
result[i * TILE_M + ix, slice_start + iz] # This is advanced indexing because ix and iz are nl.arange
'''

## Tensor usage scope
In NKI, control blocks in if/else/for statements will introduce their own scope for tensors. A tensor
defined in if/else/for control blocks are not allowed to be used outside of the scope.

Wrong code:
'''
for i in range(4):
    if i < 2:
        tmp = nl.load(a)
    else:
        tmp = nl.load(b)

    nl.store(c, tmp) # Error: Local variable 'tmp' is referenced outside of its parent scope ...
'''

Correct code:
'''
for i in range(4):
    tmp = nl.ndarray(shape=a.shape, dtype=a.dtype)
    if i < 2:
        tmp[...] = nl.load(a)
    else:
        tmp[...] = nl.load(b)

    nl.store(c, tmp)
'''

```

Figure 22: Base prompt for sampling Claude Sonnet 4 (continued).

```

Wrong code:
'''
data = nl.zeros((par_dim(128), 128), dtype=np.float32)

for i in nl.sequential_range(4):
    i_tile = nisa.iota(i, dtype=nl.uint32).broadcast_to(data.shape)
    data = data + i_tile # Warning: shadowing local tensor 'float32 data[128, 128]' with a new object, use '
    data[...] =' if you want to update the existing object

nl.store(ptr, value=data) # # Error: Local variable 'tmp' is referenced outside of its parent scope ...
'''

Correct code:
'''
data = nl.zeros((par_dim(128), 128), dtype=np.float32)

for i in nl.sequential_range(4):
    i_tile = nisa.iota(i, dtype=nl.uint32).broadcast_to(data.shape)
    data[...] = data + i_tile

nl.store(ptr, value=data)
'''

## Access variables
1. Don't use slice with variable size
2. List indices must be integers or slices, not Index
3. Shape element must be integers
4. InstTile cannot be directly assigned to a tensor, use store operation instead.

# Problem
'''
{problem_code}
'''

# Baseline NKI kernel
'''
{kernel_code}
'''

# Kernel usage
'''
if __name__ == "__main__":
    inputs = get_inputs()
    ref_output = forward(*inputs)
    kernel_output = transform_nki_outputs(kernel(*transform_to_nki_inputs(inputs)), ref_output)
    assert np.allclose(kernel_output, ref_output, atol=1e-4, rtol=1e-2)
'''

# Profile
'''
{profile}
'''

Output the optimized 'kernel' function wrapped in code block.

```

Figure 23: Base prompt for sampling Claude Sonnet 4. The problem_code, kernel_code, and profile will be replaced with the actual values.