# **Dovetail: A CPU/GPU Heterogeneous Speculative Decoding for LLM** inference

**Anonymous ACL submission** 

#### Abstract

With the continuous advancement in the performance of large language models (LLMs), their demand for computational resources and memory has significantly increased, which poses major challenges for efficient inference on consumer-grade devices and legacy servers. These devices typically feature relatively weaker GPUs and stronger CPUs. Although techniques such as parameter offloading and partial offloading can alleviate GPU memory pressure to some extent, their effectiveness is limited due to communication latency and suboptimal hardware resource utilization. To address this issue, we propose Dovetail-a lossless inference acceleration method that leverages the complementary characteristics of heterogeneous devices and the advan-019 tages of speculative decoding. Dovetail deploys a draft model on the GPU to perform preliminary predictions, while a target model running on the CPU validates these outputs. By reducing the granularity of data transfer, Dovetail significantly minimizes communication overhead. To further improve efficiency, we optimize the draft model specifically for heterogeneous hardware environments by reducing the number of draft tokens to lower parallel verification latency, increasing model depth to enhance predictive capabilities, and introducing a Dynamic Gating Fusion (DGF) mechanism to improve the integration of feature and embedding information. We conduct comprehensive evaluations of Dovetail across various consumer-grade GPUs, covering multiple tasks and mainstream models. Experimental results on 13B models demonstrate that Dovetail achieves inference speedups ranging from 1.79× to 10.1× across different devices, while maintaining consistency and stability in the distribution of generated texts.

011

017

021

#### 1 Introduction

In recent years, with the continuous growth of model parameter scales, large language models



Figure 1: The architecture of Dovetail, highlighting a collaborative inference mode where the target model is deployed on the CPU, and the draft model is deployed on the GPU.

(LLMs) (Touvron et al., 2023; Achiam et al., 2023) have achieved significant performance improvements across multiple domains. However, their substantial computational and memory demands impose higher requirements on hardware, posing severe challenges for deployment on personal or consumer-grade devices, including outdated servers from the pre-large-model era.

047

053

054

059

060

061

062

063

064

065

066

067

068

069

We observe that these devices and small-scale servers are typically equipped with GPUs with limited memory, making it difficult to fully load LLMs. For instance, a 7B model requires approximately 14GB of memory at 16-bit precision, far exceeding the capacity of consumer-grade GPUs such as the NVIDIA RTX 2080. Currently, the primary strategies for conducting inference without compromising model performance are offloading and partial offloading. The former temporarily stores a portion of parameters in host memory and dynamically loads them into the GPU, while the latter directly executes part of the computation on the CPU, thereby alleviating memory pressure. As shown in Figure 2, compared to pure CPU inference, offloading<sup>1</sup> reduces inference speed to 0.45x the original due to high communication latency between the

<sup>&</sup>lt;sup>1</sup>https://github.com/yandex-research/specexec



Figure 2: The speedup ratios of different models were tested on consumer-grade devices with temperature = 0. "Vanilla" refers to the existing lossless inference method, while "SD" stands for speculative decoding, including the effects when applying the SD algorithm on top of the Vanilla method.

CPU and GPU. Partial offloading improves this to 1.68x, but the acceleration effect is constrained by GPU memory capacity, diminishing as available memory decreases.

Speculative Decoding (Leviathan et al., 2023; Chen et al., 2023) is an emerging method for accelerating LLM inference. It leverages a smaller model to generate multiple draft tokens, which are then verified in parallel by the target model, enabling the generation of multiple tokens in a single forward pass without losing performance. Although SpecExec (Svirschevski et al., 2024) applies this technique to offloading scenarios to accelerate inference, it still suffers from high communication latency, inefficient utilization of hardware resources, and requires at least 5.9 GB of GPU memory in the current test environment, making it difficult to deploy effectively on devices with lower memory. To address these issues, we propose Dovetail<sup>2</sup>, a heterogeneous CPU-GPU collaborative speculative decoding mechanism, as illustrated in Figure 1. In this setup, the draft model is deployed on a consumer-grade GPU, while the target model executes on the CPU. By reducing the granularity of data transfer from Transformer blocks to tokens, Dovetail significantly reduces communication overhead. Additionally, thanks to the flexible parameter scale of the draft model (ranging from 68M to 3B), Dovetail can operate efficiently on most consumer-grade GPUs.

As shown in Figure 2, when directly applying speculative decoding algorithms on heterogeneous architectures, the acceleration effect is only improved by 1.57 times. To further enhance inference speed on such architectures, we explore the characteristics of speculative decoding algorithms in this context and optimize the existing approach as follows: By reducing the number of candidate draft tokens, we linearly decrease the latency of parallel verification, effectively mitigating performance bottlenecks on low-end hardware. Given the significant increase in target model latency, adopting a larger draft model becomes feasible. Based on EAGLE-2 (Li et al., 2024a), we redesign the draft model by introducing DGF to dynamically adjust the fusion weights between hidden states and token embeddings, avoiding information loss and imbalance in feature representation fusio. Furthermore, by expanding the draft model's Transformer blocks from single to multiple, we significantly narrow the performance gap between the draft and target models while improving prediction performance and increasing the average acceptance length.

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

Our main contributions include:

- 1. We propose a novel heterogeneous speculative decoding paradigm that fully leverages the characteristics of heterogeneous architectures and speculative decoding. By deploying the target model's verification phase on the CPU, this paradigm significantly improves hardware resource utilization efficiency.
- 2. We optimize the existing draft model for lowend hardware in heterogeneous architectures, achieving a better balance between latency and performance.
- We develop a system that requires only 3GB of VRAM to achieve an inference speed of 4.62 to 5.86 tokens per second for models such as LLaMA2-Chat 7B, demonstrating a 2.25x

100

101

102

<sup>&</sup>lt;sup>2</sup>https://anonymous.4open.science/status/ test-ED55

performance improvement on MT-bench com-139 pared to existing methods. When the VRAM 140 is increased to 7GB, the inference speed fur-141 ther improves to 6.5 to 8 tokens per second, 142 resulting in a performance enhancement of 143 3.08x. On the GeForce RTX 3090, tests on 144 LLaMA2-Chat 13B indicate that our method 145 achieves a maximum speedup ratio of 10.14x. 146

## 2 Preliminaries

147

148

149

170

171

172

173

174

175

176

### 2.1 Effectiveness of Heterogeneous Speculative Decoding

In resource-constrained environments, computational resources typically consist of a combina-151 tion of CPUs and small-scale GPUs, such as CPUs 152 paired with discrete GPUs (dGPUs) or integrated 153 GPUs (iGPUs) in personal devices, as well as CPUs paired with small-scale GPUs in servers. These 155 configurations are not specifically designed for AI, and mainstream methods achieve large language model (LLM) inference through parameter offload-158 ing. Given the characteristics of computational 159 resource configurations and the properties of specu-160 lative decoding, we propose a heterogeneous spec-161 ulative decoding method to accelerate LLM inference. However, this method may not perform well 163 in all combinations of main processors and acceler-164 ators. Therefore, we employ stochastic analysis to 165 reveal the correlation between hardware and computational configurations. For a detailed analysis, 167 please refer to Appendix B. 168

## 2.2 Factors Affecting Speculative Decoding Speedup

The time for the target model to decode a single token is  $T_T$ , while the time for the speculative decoding algorithm to decode a single token is  $T_{Avg}^{SD}$ . The performance analysis formula (Sadhukhan et al., 2025) can be expressed as:

$$\frac{T_{Avg}^{SD}}{T_T} = \frac{1}{\Omega(\gamma, \alpha)} \left( \frac{\gamma \cdot T_D}{T_T} + \frac{T_V(\gamma)}{T_T} \right) \quad (1)$$

177 where  $\alpha$  is the acceptance rate,  $\gamma$  is the number of 178 candidate draft tokens,  $\Omega(\gamma, \alpha)$  is the number of 179 accepted tokens in a single parallel verification,  $T_D$ 180 is the time for the draft model to decode a single 181 token, and  $T_V(\gamma)$  is the time for the target model 182 to verify  $\gamma$  tokens in parallel.



Figure 3: Explore the interrelationship between the average acceptance length  $\Omega(\gamma, \alpha)$ , parallel validation time  $T_V(\gamma)$ , and speedup ratio of the target model under different candidate draft tokens  $\gamma$ .

The key factors influencing the acceleration effect include:  $T_D/T_T$ ,  $T_V(\gamma)/T_T$ , and  $\Omega(\gamma, \alpha)$ . Experiments show that in resource-constrained heterogeneous architectures,  $T_D/T_T$  approaches zero, and  $\Omega(\gamma, \alpha)$  remains constant. However, due to the low parallelism of CPUs (Yin et al., 2021),  $T_V(\gamma)/T_T$  increases significantly, leading to a decline in overall acceleration performance.

183

184

185

187

188

189

190

191

192

194

195

196

197

198

199

200

201

202

203

204

205

207

208

209

210

211

212

213

214

215

216

217

218

219

220

The increase in  $T_V(\gamma)$  shifts the primary bottleneck of heterogeneous speculative decoding to the parallel verification process of the target model. Reducing the number of draft tokens can lower  $T_V(\gamma)$ , but it also shortens  $\Omega(\gamma, \alpha)$ . Therefore, a balance must be struck between the two. As shown in Figure 3, reducing the number of draft tokens linearly decreases verification latency. Although the average acceptance length is reduced, the overall inference speed still improves.

As  $T_V(\gamma)$  decreases and stabilizes, the primary bottleneck shifts to  $\Omega(\gamma, \alpha)$ . Increasing  $\alpha$  is typically accompanied by an increase in  $T_D$ . Research by DSD (Yan et al., 2024) indicates that enlarging the parameter size of the draft model can enhance  $\Omega(\gamma, \alpha)$ . However, the continuous rise in  $T_D$ causes the overall inference speed to first increase and then decrease. In heterogeneous architectures, the increase in  $T_T$  is much greater than that in  $T_D$ , resulting in a significant reduction in  $T_D/T_T$ . This allows for the deployment of draft models with larger parameter sizes, thereby increasing  $\alpha$ , extending  $\Omega(\gamma, \alpha)$ , and ultimately improving the overall inference speed.

Based on this, the key to optimizing the performance of heterogeneous speculative decoding lies in: linearly reducing  $T_V(\gamma)$  by decreasing  $\gamma$ , while employing draft models with larger parameter sizes to increase  $\alpha$ , thereby enhancing  $\Omega(\gamma, \alpha)$ and achieving overall performance optimization.



Figure 4: The pipeline of heterogeneous collaborative speculative decoding depicts the computational procedure. In this context, N and M denote the number of layers in the target model and the draft model, respectively.

## 3 Method

In this section, we provide a detailed description of the implementation of Dovetail.

#### 3.1 CPU/GPU Heterogeneous Architecture

Dovetail adopts a CPU/GPU heterogeneous architecture, deploying the draft model on the GPU and the target model on the CPU to fully leverage the advantages of heterogeneous computing. As shown in Figure 4, the target model processes the input prompt and generates the hidden states required by the draft model, which are transmitted to the GPU along with the tokens for draft token generation. The draft model generates multiple tokens through multi-round autoregressive decoding, dynamically organizing them into a tree structure. Subsequently, the top- $\gamma$  tokens with the highest probabilities are selected as candidates and sent to the CPU-based target model for parallel verification. The target model computes the logits of the candidate tokens in a single forward pass and applies a speculative sampling algorithm to determine the accepted tokens. The accepted tokens are returned to the GPUbased draft model for the next round of draft tree generation.

#### 3.2 Dynamic Gated Fusion

In EAGLE-2, the draft model requires the fusion of hidden states and token embeddings to address the uncertainty of hidden states before inference. The current method simply concatenates the two and maps them to the hidden state dimension through a single linear transformation. However, this approach has limitations: (1) it may cause the model to overly rely on linear transformations, neglecting the deep interaction between hidden states and



Figure 5: Schematic diagram of the DGF. Hidden State represents the second-to-top hidden state in the target LLM, "||" denotes concatenation, " $\sigma$ " represents the sigmoid function, and "x" denotes the multiplication mechanism.

255

256

257

258

259

260

262

263

264

267

268

269

270

271

272

274

275

276

277

278

279

280

281

283

284

285

286

289

token embeddings; (2) the fixed linear layer lacks flexibility when processing features from different levels, unable to dynamically adjust the fusion process based on context, which may lead to insufficient emphasis on critical information and affect fusion performance. To address these issues, we propose the Dynamic Gated Fusion (DGF) module, inspired by multimodal feature fusion (Ovalle et al., 2017). As shown in Figure 5, the DGF module first applies linear transformations to the hidden states and token embeddings, generating feature representations  $h_1$  and  $h_2$ , which are then concatenated into a joint feature vector. A linear layer and sigmoid activation function generate gating values to dynamically adjust the contribution ratios of  $h_1$  and  $h_2$ , and a weighted sum produces the fused feature representation, effectively capturing their interaction. Compared to the method of concatenation followed by linear transformation, DGF adaptively regulates the interaction strength between hidden states and token embeddings and dynamically adjusts the fusion ratio based on input scenarios, enhancing the model's expressive power in complex contexts while reducing the risk of information loss or fusion imbalance caused by global linear transformations.

#### 3.3 Multiple Transformer Blocks

In high-performance hardware environments, the latency of the draft model is the primary bottleneck for the speedup ratio of speculative decoding algorithms. Therefore, designing the draft model requires balancing parameter scale and prediction accuracy. Typically, the draft model adopts a smaller parameter scale, such as a single Transformer block of the target model, to achieve significant inference

246

247

248

251

254

369

370

371

372

373

374

375

376

377

378

379

329

330

331

Category	Details
Server	Intel Xeon Silver 4214R @ 2.40GHz (24 cores)
	NVIDIA RTX 2080 SUPER (8GB VRAM)
	PCIe Gen 3x16
Server	Intel Xeon Silver 4310 @ 2.10GHz (24 cores)
	NVIDIA RTX 3090 (24GB VRAM)
	PCIe Gen 4x16
PC	Intel Core i5-9300H @ 2.40GHz (4 cores)
	NVIDIA GTX 1050 Mobile (4GB VRAM)
	PCIe Gen 3x8

Table 1: Hardware Configurations Employed in theExperiment.

acceleration. However, in resource-constrained heterogeneous architectures, this design often leads to insufficient performance. As discussed in Section 2.2, the increased parallel verification time of the target model provides opportunities for optimizing the draft model. Although the Dynamic Gated Fusion (DGF) module can effectively integrate information from different layers to improve performance, its single-Transformer-block architecture limits its ability to learn deep abstract features of the target model and align feature distributions, constraining prediction accuracy.

290

299

301

305

310

311

312

314

316

317

320

324

325

328

Based on this, we propose extending the draft model to a multi-block architecture with M Transformer blocks, as shown in Figure 4. This extension significantly increases the parameter scale, enhancing the nonlinear representation capability of the draft model, enabling it to more accurately approximate the complex representation space of the target model and more effectively capture and align its feature distributions, thereby improving prediction accuracy, extending the average acceptance length, and accelerating overall inference. However, in heterogeneous architectures, when the number of Transformer blocks in the draft model exceeds a certain threshold, computational latency becomes a bottleneck. Detailed analysis and justification are provided in Section 4.2.2.

#### 4 Experiments

Hardware: To validate the versatility of Dovetail in low-end hardware environments, tests were conducted in two representative scenarios: a server from the pre-large-model era and a personal computer. Detailed configurations are presented in Table 1.

Models: In the evaluation process, LLaMA2-Chat 7B, 13B and Vicuna 13B were selected as target models to cover the performance of models at different scales. Tasks: To comprehensively assess the performance of the models across various tasks, multiple datasets were utilized: MT-bench (Zheng et al., 2023) for dialogue tasks, HumanEval (Chen et al., 2021) for code generation, GSM8K (Cobbe et al., 2021) for mathematical reasoning, and the Alpaca dataset (Taori et al., 2023) for instruction-following tasks.

Metrics: Given that speculative decoding inherently achieves lossless acceleration, the average acceptance length  $\tau$  and the speedup ratio were chosen as the primary metrics to evaluate the acceleration performance of the target LLMs.

In the server configuration, the dynamic tree width and depth were set to 10 and 7, respectively, with 16 candidate draft tokens. In terms of model precision, the target model on the CPU employed 32-bit weights, while the draft model on the GPU used 16-bit weights. For the personal computer, the dynamic tree width and depth were adjusted to 10 and 4, respectively, with 7 candidate draft tokens. Due to the memory constraints of the personal computer, the target model on the CPU utilized 8-bit weights (obtained through PyTorch (Paszke et al., 2017) dynamic quantization), while the draft model on the GPU continued to use 16-bit weights.

## 4.1 Result

Table 2 presents the average acceptance lengths and speedup ratios of various methods across different models and temperatures. Our method achieves the highest speedup ratio in all tasks presented in the table. Specifically, the draft model optimized for heterogeneous architectures outperforms Vanilla EAGLE-2. Vanilla EAGLE-2 applies the EAGLE-2 algorithm directly on heterogeneous architectures with 60 draft tokens, whereas other methods utilize 16 draft tokens. Although reducing the number of draft tokens decreases the average acceptance length of EAGLE-2, its average speedup ratio improves from 1.67x to 2.06x.

A straightforward approach to increasing the parameter size of the draft model is to employ smaller models from the same series as the draft model. These smaller models exhibit behavioral characteristics highly consistent with the target model, significantly enhancing the average acceptance length. However, while TinyLlama-1.1B (Zhang et al., 2024b) and ShearedLlama-1.3B (Xia et al., 2024b) achieve average acceptance lengths of 4.88 and 4.78, respectively, the higher draft latency offsets the speedup gains from increased ac-

		MT-be	nch	Humanl	Eval	GSM8	3K	Alpad	ca	Mea	n
Model	Method	Speedup	au	Speedup	au	Speedup	au	Speedup	au	Speedup	au
				Temper	rature=	0					
	Vanilla EAGLE-2	1.62x	4.75	1.90x	5.61	1.63x	4.97	1.54x	4.65	1.67x	5.00
	ShearedLlama-1.3B	1.80x	4.75	2.10x	5.48	1.69x	4.41	1.68x	4.47	1.82x	4.78
L2 7B	TinyLlama-1.1B	1.89x	4.89	2.17x	5.70	1.69x	4.38	1.69x	4.57	1.86x	4.88
	EAGLE-2	1.99x	3.95	2.32x	4.69	1.99x	4.01	1.93x	3.83	2.06x	4.12
	Ours	2.25x	4.73	2.77x	5.90	2.20x	4.71	2.17x	4.62	2.35x	4.99
	EAGLE-2	2.19	4.25	2.60	4.91	2.01x	4.22	1.88x	3.77	2.17x	4.29
V 13B	Ours	2.50x	5.00	3.19x	6.25	2.57x	5.12	2.35x	4.51	2.65x	5.22
	Temperature=1										
	Vanilla EAGLE-2	1.54x	4.49	1.77x	5.23	1.63x	4.90	1.50x	4.41	1.61x	4.76
	ShearedLlama-1.3B	1.69x	4.37	1.87x	4.83	1.71x	4.52	1.61x	4.21	1.72x	4.48
L2 7B	TinyLlama-1.1B	1.78x	4.53	1.94x	5.00	1.66x	4.35	1.67x	4.33	1.76x	4.55
	EAGLE-2	1.88x	3.67	2.14x	4.25	1.96x	3.98	1.81x	3.60	1.95x	3.89
	Ours	2.12x	4.38	2.49x	5.34	2.16x	4.68	2.02x	4.24	2.20x	4.66
	EAGLE-2	2.01x	3.62	2.27x	4.18	1.92x	3.73	1.71x	3.43	1.98	3.74
V 13B	Ours	2.21x	4.17	2.62x	5.02	2.24x	4.43	2.07x	4.04	2.29	4.42

Table 2: A comparison of speedup ratios and average acceptance length  $\tau$  for different methods on heterogeneous architectures with GeForce RTX 2080 SUPER, where L2 represents LLaMA2-Chat and V represents Vicuna.

Method	MT-I	MT-bench		Hum	anEval			
	Speedup	$\tau$	PM	Speedup	$\tau$	PM		
	L2 7B (GeForce RTX 2080 SUPER)							
CPU-only	1x(2.14t/s)	-	-	1x(2.12t/s)	-	-		
Offload	0.45x	-	7.44	0.45x	-	7.44		
SpecExec	2.36x	7.43	7.14	2.98x	10.10	7.32		
Dovetail	3.08x	4.61	7.40	3.78x	5.90	7.44		
	L2 7B (GeForce RTX 3090)							
CPU-only	1x(2.35t/s)	-	-	1x(2.34t/s)	-	-		
Offload	0.83x	-	7.44	0.83x	-	7.44		
SpecExec	3.95x	7.38	7.14	4.92x	10.05	7.32		
Dovetail	4.05x	4.60	7.40	4.99x	5.91	7.44		
L2 13B (GeForce RTX 3090)								
CPU-only	1x(1.20t/s)	-	-	1x(1.22t/s)	-	-		
SpecExec	4.85x	8.23	22.5	7.10x	13.38	22.7		
Dovetail	7.66x	4.53	21.9	10.14x	6.26	22.0		

Table 3: Speedup ratios of different methods at temperature = 0, with PM (peak memory) in GB and tokens generated per second denoted as t/s, where L2 represents LLaMA2-Chat.

ceptance lengths in heterogeneous architectures, resulting in overall speedup performance that is only marginally better than Vanilla EAGLE-2. In contrast, Dovetail achieves an average acceptance length of 4.99 across four tasks, surpassing the smaller models in the same series while maintaining low draft latency, thus delivering the best performance across all tasks.

In Table 2, the peak memory consumption for Dovetail-related experiments is 2.95GB. When the

memory capacity of consumer-grade GPUs exceeds 3GB, certain layers of the target model can be loaded onto the GPU for further acceleration. As shown in Table 3, on the GeForce RTX 3090, our method achieves a speedup ratio of 10.14x for LLaMA2-Chat 13B on HumanEval, surpassing SpecExec's 7.10x. This is primarily because SpecExec, based on offloading methods, still incurs significant communication latency, which partially offsets the speedup gains from increased average acceptance lengths.

In configurations where GPU performance significantly exceeds CPU performance, scenarios of CPU-GPU performance imbalance can be simulated. As illustrated in Table 3, with enhanced GPU performance and improved PCIe bandwidth, the performance of offloading methods improves, with the speedup ratio for LLaMA2-Chat 7B increasing from 0.45x on the GeForce RTX 2080 SU-PER to 0.83x on the GeForce RTX 3090. However, this also results in a less pronounced speedup ratio improvement for Dovetail compared to SpecExec on the GeForce RTX 3090 than on the GeForce RTX 2080 SUPER. Nevertheless, Dovetail still maintains a superior speedup ratio over SpecExec, demonstrating its robust adaptability.

In personal computing environments, LLM inference is constrained by CPU memory and GPU VRAM capacity, necessitating the use of quantization techniques to reduce computational and stor-

389

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

390

Draft/Tragt Model	Method	Tokens/Sec	Speedup	$\tau$
- / L2 7B gtqp-4bit	Offload	0.45	0.12x	-
- / L2 7B-8bit	- / CPU-only	3.65	1 x	-
EAGLE-2 / L2 7B-8bit	GPU/CPU	6.10	1.67x	3.51
Ours / L2 7B-8bit	GPU/CPU	6.35	1.74x	3.78
- / V 13B-8bit	- / CPU-only	1.88	1 x	-
EAGLE-2 / V 13B-8bit	GPU/CPU	3.19	1.69x	3.61
Ours / V 13B-8bit	GPU/CPU	3.36	1.79x	3.85

Table 4: The speedup ratios of different methods were evaluated on an NVIDIA GTX 1050 using the HumanEval dataset, with the temperature set to 0. Here, L2 denotes LLaMA2-Chat, V represents Vicuna. GPU/CPU represents the heterogeneous deployment method.

age overhead. It is important to emphasize that 420 quantization algorithms directly affect model ac-421 curacy, and our primary optimization goal is to 422 enhance the inference speed of quantized models 423 in resource-constrained environments rather than 424 425 their accuracy. As shown in Table 4, applying Py-Torch dynamic quantization to convert the target 426 model to 8-bit allows it to be fully loaded into the 427 CPU memory of most personal computers. When 428 combined with heterogeneous speculative decoding 429 430 algorithms, the inference speeds of LLaMA2-Chat 7B and Vicuna 13B increase to 6.35 and 3.36 to-431 kens per second, respectively. However, due to 432 the limited parallel computing capability of CPUs 433 in personal computing environments, the number 434 of candidate tokens during the verification phase 435 is constrained, leading to reduced average accep-436 tance lengths and significantly lower speedup per-437 formance compared to server environments. For 438 more details, please refer to Appendix C.3. 439

#### 4.2 Ablation Study

440

441

442

443

444

445

In this section, we conducted an ablation study to explore the impact of DGF and multiple Transformer blocks on model performance. For more details on the tests, please refer to Appendix C.

#### 4.2.1 Dynamic Gating Fusion

446 To validate the effectiveness of DGF, we conducted a comparative analysis against a baseline method 447 from EAGLE-2, in which token embeddings are 448 linearly combined with hidden states. As shown in 449 Table 5, the results demonstrate that incorporating 450 451 DGF significantly improves both the average acceptance length and speedup ratio on the MT-bench 452 and HumanEval datasets. These findings highlight 453 the ability of DGF to effectively leverage input in-454 formation from multiple sources and dynamically 455

Method	Lparameters	MT-bench		HumanI	Eval
		Speedup	$\tau$	Speedup	$\tau$
w/o both	0.22B	1.99x	3.95	2.32x	4.69
w/ DGF	0.25B	2.05x	4.06	2.42x	4.89
w/ DGF + 1	0.44B	2.13x	4.31	2.62x	5.38
w/ DGF + 2	0.63B	2.21x	4.53	2.72x	5.65
w/ DGF + 3	0.81B	2.23x	4.62	2.74x	5.82
w/ DGF $+ 4$	1.00B	2.25x	4.73	2.77x	5.90
w/ DGF + $5$	1.19B	2.26x	4.83	2.75x	5.98

Table 5: Ablation experiment results on a heterogeneous architecture using GeForce RTX 2080 SUPER, with the temperature set to 0 for LLaMA2-Chat-7B. Lparameters denotes the model's learnable parameters. w/o both indicates using only one layer, w/ DGF indicates using one layer with DGF, w/ DGF + m indicates using w/ DGF with an additional m Transformer blocks.

adjust the contribution of each source, enabling more efficient and adaptive feature fusion.

456

457

458

459

460

461

462

463

464

465

466

467

468

469

470

471

472

473

474

475

476

477

478

479

480

481

482

483

484

485

486

487

488

#### 4.2.2 Multiple Transformer Blocks

To evaluate the impact of the draft model's parameter scale on inference speed, we gradually increased the number of Transformer blocks in the draft model from 1 to 6. As shown in Table 5, increasing the number of Transformer blocks from 1 to 5 led to a gradual improvement in prediction accuracy, which in turn resulted in a corresponding increase in average acceptance length and a steady rise in the speedup ratio. This indicates that increasing the number of Transformer blocks enables the model to capture more complex features, thereby aligning the draft model's feature distribution more closely with that of the target model. However, when the number of Transformer blocks reached 6, while both the average acceptance length and speedup ratio improved significantly on the MT-bench dataset, the speedup ratio on the HumanEval dataset slightly decreased despite a marked improvement in average acceptance length. This phenomenon can be attributed to the fact that, at this stage, the inference time during the draft phase becomes the primary bottleneck. The additional parameters significantly increase the draft computation time, which offsets the acceleration benefits gained from the improved average acceptance length.

## 5 Related work

#### 5.1 Heterogeneous Architecture

Transformer (Vaswani, 2017) and its variants have emerged as the dominant architecture for LLMs.

However, the increasing scale of these models has 489 490 led to inference speed being constrained by the memory capacity of accelerators. To address this 491 challenge, researchers have proposed various com-492 pression techniques, such as quantization (Hubara 493 et al., 2018; Xiao et al., 2023; Frantar et al., 2022; 494 Liu et al., 2024; Yuan et al., 2024), pruning (Gale 495 et al., 2019; Liu et al., 2023), and knowledge distil-496 lation (Sanh et al., 2019; Tu et al., 2020; Wen et al., 497 2023). However, these methods often come at the 498 cost of degraded generation quality. To achieve 499 lossless inference, offloading stores parameters ex-500 ceeding GPU capacity in CPU memory and dy-501 namically loads them to the GPU when needed. However, 99.5% of the time in single-batch inference is spent on data transfer (Song et al., 2024), significantly increasing latency. Partial offloading (Gerganov, 2023) directly computes the excess parameters on the CPU and transfers intermediate 507 results to the GPU for further processing, but its performance remains constrained by the computational capabilities of the CPU and the memory capacity of the GPU. Future research aims to combine 511 the characteristics of models with the specific ad-512 513 vantages of heterogeneous architectures to achieve more efficient inference acceleration. For further details, please refer to Appendix D. 515

## 5.2 Speculative Decoding

516

518

519

522

523 524

525

526

527

528

532

534

535

538

Speculative decoding is an emerging lossless acceleration method based on the draft-then-verify paradigm (Xia et al., 2024a), which can be outlined from the following three aspects.

## 5.2.1 Obtaining Draft Tokens

For certain target models (Touvron et al., 2023; Yang et al., 2024), smaller models from the same series can be directly used as draft models (Leviathan et al., 2023) without requiring additional training or modification. When small models from the same series are unavailable, the draft model must be trained from scratch, or draft models or draft tokens can be derived from the target model. Draft models can be obtained from target models using knowledge distillation (Zhou et al., 2023) or quantization (Miao et al., 2023), or by incorporating early exit mechanisms (Zeng et al., 2024) and layerskipping techniques (Zhang et al., 2024a) to conclude the inference process earlier, thus generating draft tokens. Additionally, non-autoregressive or autoregressive prediction heads (Cai et al., 2024; Li et al., 2024b) can be incorporated into the target

model to generate draft tokens. A draft model can also be composed of multiple smaller models, leveraging a staged (Spector and Re, 2023) or cascaded approach(Chen et al., 2024) to generate draft tokens.

539

540

541

542

543

544

545

546

547

548

549

550

551

552

553

554

555

556

557

558

559

560

561

562

563

565

566

567

568

569

570

571

572

573

574

575

576

577

578

579

580

581

582

583

584

585

587

## 5.2.2 Organizing Draft Tokens

In early studies (Leviathan et al., 2023; Chen et al., 2023), the draft model sampled only one draft token per step and used a chain structure. To increase average acceptance length, later studies (Miao et al., 2023; Cai et al., 2024) proposed sampling multiple draft tokens per step and organizing them in a predefined tree structure. However, static tree structures do not consider contextual information. Studies (Svirschevski et al., 2024; Li et al., 2024a)have suggested dynamically constructing a draft tree based on the cumulative confidence of tokens in their context.

## 5.2.3 Verifying Draft Tokens

Early studies (Stern et al., 2019; Xia et al., 2023) strictly required that draft tokens match the greedy decoding output of the target model exactly. Later, speculative sampling (Leviathan et al., 2023; Chen et al., 2023) adopted nucleus sampling and theoret-ically demonstrated that this criterion preserves the same output distribution as the target LLM, also achieving lossless acceleration. To further enhance acceleration, some studies (Xia et al., 2023; Kim et al., 2024) have proposed moderately relaxing the verification criteria. Judge decoding (Bachmann et al., 2025) can determine whether to accept a draft token directly based on its token embedding, without relying on logits.

# 6 Conclusion

This paper proposes a lossless acceleration method named Dovetail, which employs speculative decoding to optimize the inference efficiency of target models under resource-constrained conditions. Tailored for low-end hardware characteristics, Dovetail reduces the number of draft tokens, thereby linearly decreasing the latency of parallel verification, and utilizes DGF to efficiently integrate multisource information. Additionally, by increasing the parameter size of the draft model, it enhances prediction accuracy, achieving a higher speedup ratio. Experimental results demonstrate that Dovetail outperforms existing lossless acceleration methods across multiple datasets and achieves the highest speedup ratio in all benchmark tests.

604

605

610

611

613

614

615

616

617

618

619

620

621

624

631 632

633

635

636

637

## Limitations

Although the proposed method has achieved relatively superior performance, achieving optimal inference speed in resource-constrained environments still needs more effect. Due to the limitations of CPU parallelism, inference methods face challenges when dealing with long text scenarios because the delay in the pre-filling stage is relatively large. This is a task that needs to be addressed in the future.

#### References

- Josh Achiam, Steven Adler, Sandhini Agarwal, Lama Ahmad, Ilge Akkaya, Florencia Leoni Aleman, Diogo Almeida, Janko Altenschmidt, Sam Altman, Shyamal Anadkat, and 1 others. 2023. Gpt-4 technical report. *arXiv preprint arXiv:2303.08774*.
- Gregor Bachmann, Sotiris Anagnostidis, Albert Pumarola, Markos Georgopoulos, Artsiom Sanakoyeu, Yuming Du, Edgar Schönfeld, Ali K. Thabet, and Jonas Kohler. 2025. Judge decoding: Faster speculative sampling requires going beyond model alignment. In *The Thirteenth International Conference on Learning Representations, ICLR 2025, Singapore, April 24-28, 2025.* OpenReview.net.
  - Tianle Cai, Yuhong Li, Zhengyang Geng, Hongwu Peng, Jason D. Lee, Deming Chen, and Tri Dao. 2024.
    Medusa: Simple LLM inference acceleration framework with multiple decoding heads. In *Forty-first International Conference on Machine Learning, ICML* 2024, Vienna, Austria, July 21-27, 2024. OpenReview.net.
  - Charlie Chen, Sebastian Borgeaud, Geoffrey Irving, Jean-Baptiste Lespiau, Laurent Sifre, and John Jumper. 2023. Accelerating large language model decoding with speculative sampling. *arXiv preprint arXiv:2302.01318*.
  - Mark Chen, Jerry Tworek, Heewoo Jun, Qiming Yuan, Henrique Ponde De Oliveira Pinto, Jared Kaplan, Harri Edwards, Yuri Burda, Nicholas Joseph, Greg Brockman, and 1 others. 2021. Evaluating large language models trained on code. *arXiv preprint arXiv:2107.03374*.
  - Ziyi Chen, Xiaocong Yang, Jiacheng Lin, Chenkai Sun, Kevin Chen-Chuan Chang, and Jie Huang. 2024.
    Cascade speculative drafting for even faster LLM inference. In Advances in Neural Information Processing Systems 38: Annual Conference on Neural Information Processing Systems 2024, NeurIPS 2024, Vancouver, BC, Canada, December 10 - 15, 2024.
  - Karl Cobbe, Vineet Kosaraju, Mohammad Bavarian, Mark Chen, Heewoo Jun, Lukasz Kaiser, Matthias Plappert, Jerry Tworek, Jacob Hilton, Reiichiro Nakano, and 1 others. 2021. Training verifiers

to solve math word problems. *arXiv preprint arXiv:2110.14168*.

- Elias Frantar, Saleh Ashkboos, Torsten Hoefler, and Dan Alistarh. 2022. Gptq: Accurate post-training quantization for generative pre-trained transformers. *arXiv preprint arXiv:2210.17323*.
- Trevor Gale, Erich Elsen, and Sara Hooker. 2019. The state of sparsity in deep neural networks. *arXiv* preprint arXiv:1902.09574.
- Georgi Gerganov. 2023. ggerganov/llama.cpp: Port of facebook's llama model in c/c++. https://github.com/ggerganov/llama.cpp.
- Itay Hubara, Matthieu Courbariaux, Daniel Soudry, Ran El-Yaniv, and Yoshua Bengio. 2018. Quantized neural networks: Training neural networks with low precision weights and activations. *Journal of Machine Learning Research*, 18(187):1–30.
- Sehoon Kim, Karttikeya Mangalam, Suhong Moon, Jitendra Malik, Michael W Mahoney, Amir Gholami, and Kurt Keutzer. 2024. Speculative decoding with big little decoder. *Advances in Neural Information Processing Systems*, 36.
- KVCache.AI. 2024. kvcache-ai/ktransformers: A flexible framework for experiencing cutting-edge llm inference optimizations. https://github.com/ kvcache-ai/ktransformers.
- Yaniv Leviathan, Matan Kalman, and Yossi Matias. 2023. Fast inference from transformers via speculative decoding. In International Conference on Machine Learning, ICML 2023, 23-29 July 2023, Honolulu, Hawaii, USA, volume 202 of Proceedings of Machine Learning Research, pages 19274–19286. PMLR.
- Yuhui Li, Fangyun Wei, Chao Zhang, and Hongyang Zhang. 2024a. EAGLE-2: faster inference of language models with dynamic draft trees. In Proceedings of the 2024 Conference on Empirical Methods in Natural Language Processing, EMNLP 2024, Miami, FL, USA, November 12-16, 2024, pages 7421–7432. Association for Computational Linguistics.
- Yuhui Li, Fangyun Wei, Chao Zhang, and Hongyang Zhang. 2024b. EAGLE: speculative sampling requires rethinking feature uncertainty. In Fortyfirst International Conference on Machine Learning, ICML 2024, Vienna, Austria, July 21-27, 2024. Open-Review.net.
- Zichang Liu, Jue Wang, Tri Dao, Tianyi Zhou, Binhang Yuan, Zhao Song, Anshumali Shrivastava, Ce Zhang, Yuandong Tian, Christopher Re, and 1 others. 2023. Deja vu: Contextual sparsity for efficient llms at inference time. In *International Conference on Machine Learning*, pages 22137–22176. PMLR.
- Zirui Liu, Jiayi Yuan, Hongye Jin, Shaochen Zhong, Zhaozhuo Xu, Vladimir Braverman, Beidi Chen, and Xia Hu. 2024. KIVI: A tuning-free asymmetric 2bit

641

642

684

685

686

687

688

689

690

691

692

693

694

806

807

752

quantization for KV cache. In Forty-first International Conference on Machine Learning, ICML 2024, Vienna, Austria, July 21-27, 2024. OpenReview.net.

697

710

711

712

713

714

715

716

717

718

719

720

721

723

724

725

726

727

731

737

738

739

740

741

742

743

744

745

746

747

748

749

751

- Xupeng Miao, Gabriele Oliaro, Zhihao Zhang, Xinhao Cheng, Zeyu Wang, Zhengxin Zhang, Rae Ying Yee Wong, Alan Zhu, Lijie Yang, Xiaoxiang Shi, and 1 others. 2023. Specinfer: Accelerating generative large language model serving with tree-based speculative inference and verification. *arXiv preprint arXiv:2305.09781*.
- John Edison Arevalo Ovalle, Thamar Solorio, Manuel Montes-y-Gómez, and Fabio A. González. 2017. Gated multimodal units for information fusion. In 5th International Conference on Learning Representations, ICLR 2017, Toulon, France, April 24-26, 2017, Workshop Track Proceedings. OpenReview.net.
- Adam Paszke, Sam Gross, Soumith Chintala, Gregory Chanan, Edward Yang, Zachary DeVito, Zeming Lin, Alban Desmaison, Luca Antiga, and Adam Lerer. 2017. Automatic differentiation in pytorch.
- Ranajoy Sadhukhan, Jian Chen, Zhuoming Chen, Vashisth Tiwari, Ruihang Lai, Jinyuan Shi, Ian En-Hsu Yen, Avner May, Tianqi Chen, and Beidi Chen. 2025. Magicdec: Breaking the latency-throughput tradeoff for long context generation with speculative decoding. In *The Thirteenth International Conference on Learning Representations, ICLR 2025, Singapore, April 24-28, 2025.* OpenReview.net.
- Victor Sanh, L Debut, J Chaumond, and T Wolf. 2019. Distilbert, a distilled version of bert: Smaller, faster, cheaper and lighter. arxiv 2019. *arXiv preprint arXiv:1910.01108*.
- Yixin Song, Zeyu Mi, Haotong Xie, and Haibo Chen. 2024. Powerinfer: Fast large language model serving with a consumer-grade GPU. In Proceedings of the ACM SIGOPS 30th Symposium on Operating Systems Principles, SOSP 2024, Austin, TX, USA, November 4-6, 2024, pages 590–606. ACM.
- Benjamin Spector and Chris Re. 2023. Accelerating llm inference with staged speculative decoding. *arXiv* preprint arXiv:2308.04623.
- Mitchell Stern, William Chan, Jamie Kiros, and Jakob Uszkoreit. 2019. Insertion transformer: Flexible sequence generation via insertion operations. In *International Conference on Machine Learning*, pages 5976–5985. PMLR.
- Ruslan Svirschevski, Avner May, Zhuoming Chen, Beidi Chen, Zhihao Jia, and Max Ryabinin. 2024.
  Specexec: Massively parallel speculative decoding for interactive LLM inference on consumer devices.
  In Advances in Neural Information Processing Systems 38: Annual Conference on Neural Information Processing Systems 2024, NeurIPS 2024, Vancouver, BC, Canada, December 10 - 15, 2024.
- Rohan Taori, Ishaan Gulrajani, Tianyi Zhang, Yann Dubois, Xuechen Li, Carlos Guestrin, Percy Liang,

and Tatsunori B Hashimoto. 2023. Stanford alpaca: An instruction-following llama model.

- Hugo Touvron, Thibaut Lavril, Gautier Izacard, Xavier Martinet, Marie-Anne Lachaux, Timothée Lacroix, Baptiste Rozière, Naman Goyal, Eric Hambro, Faisal Azhar, and 1 others. 2023. Llama: Open and efficient foundation language models. *arXiv preprint arXiv:2302.13971*.
- Lifu Tu, Richard Yuanzhe Pang, Sam Wiseman, and Kevin Gimpel. 2020. ENGINE: energy-based inference networks for non-autoregressive machine translation. In *Proceedings of the 58th Annual Meeting of the Association for Computational Linguistics, ACL* 2020, Online, July 5-10, 2020, pages 2819–2826. Association for Computational Linguistics.
- A Vaswani. 2017. Attention is all you need. Advances in Neural Information Processing Systems.
- Yuqiao Wen, Zichao Li, Wenyu Du, and Lili Mou. 2023. f-divergence minimization for sequence-level knowledge distillation. In *Proceedings of the 61st Annual Meeting of the Association for Computational Linguistics (Volume 1: Long Papers), ACL 2023, Toronto, Canada, July 9-14, 2023*, pages 10817–10834. Association for Computational Linguistics.
- Heming Xia, Tao Ge, Peiyi Wang, Si-Qing Chen, Furu Wei, and Zhifang Sui. 2023. Speculative decoding: Exploiting speculative execution for accelerating seq2seq generation. In *Findings of the Association* for Computational Linguistics: EMNLP 2023, Singapore, December 6-10, 2023, pages 3909–3925. Association for Computational Linguistics.
- Heming Xia, Zhe Yang, Qingxiu Dong, Peiyi Wang, Yongqi Li, Tao Ge, Tianyu Liu, Wenjie Li, and Zhifang Sui. 2024a. Unlocking efficiency in large language model inference: A comprehensive survey of speculative decoding. In *Findings of the Association* for Computational Linguistics, ACL 2024, Bangkok, Thailand and virtual meeting, August 11-16, 2024, pages 7655–7671. Association for Computational Linguistics.
- Mengzhou Xia, Tianyu Gao, Zhiyuan Zeng, and Danqi Chen. 2024b. Sheared llama: Accelerating language model pre-training via structured pruning. In *The Twelfth International Conference on Learning Representations, ICLR 2024, Vienna, Austria, May 7-11,* 2024. OpenReview.net.
- Guangxuan Xiao, Ji Lin, Mickael Seznec, Hao Wu, Julien Demouth, and Song Han. 2023. Smoothquant: Accurate and efficient post-training quantization for large language models. In *International Conference* on Machine Learning, pages 38087–38099. PMLR.
- Minghao Yan, Saurabh Agarwal, and Shivaram Venkataraman. 2024. Decoding speculative decoding. *arXiv preprint arXiv:2402.01528*.
- An Yang, Baosong Yang, Binyuan Hui, Bo Zheng, Bowen Yu, Chang Zhou, Chengpeng Li, Chengyuan

811

- 812 813
- 814 815
- 816 817
- 818 819
- 821

82

825

826

82

- 829 830 831
- 832 833 834

835 836

837 838

839 840

841 842

8

846

8

851

- 854
- 855 856

860 861

862

863 864 Li, Dayiheng Liu, Fei Huang, and 1 others. 2024. Qwen2 technical report. *arXiv preprint arXiv:2407.10671*.

- Lujia Yin, Yiming Zhang, Zhaoning Zhang, Yuxing Peng, and Peng Zhao. 2021. Parax: Boosting deep learning for big data analytics on many-core cpus. *Proceedings of the VLDB Endowment*, 14(6):864– 877.
- Jiayi Yuan, Hongyi Liu, Shaochen Zhong, Yu-Neng Chuang, Songchen Li, Guanchu Wang, Duy Le, Hongye Jin, Vipin Chaudhary, Zhaozhuo Xu, Zirui Liu, and Xia Ben Hu. 2024. KV cache compression, but what must we give in return? A comprehensive benchmark of long context capable approaches. In *Findings of the Association for Computational Linguistics: EMNLP 2024, Miami, Florida, USA, November 12-16, 2024*, pages 4623–4648. Association for Computational Linguistics.
- Ziqian Zeng, Yihuai Hong, Hongliang Dai, Huiping Zhuang, and Cen Chen. 2024. Consistentee: A consistent and hardness-guided early exiting method for accelerating language models inference. In Thirty-Eighth AAAI Conference on Artificial Intelligence, AAAI 2024, Thirty-Sixth Conference on Innovative Applications of Artificial Intelligence, IAAI 2024, Fourteenth Symposium on Educational Advances in Artificial Intelligence, EAAI 2014, February 20-27, 2024, Vancouver, Canada, pages 19506–19514. AAAI Press.
- Jun Zhang, Jue Wang, Huan Li, Lidan Shou, Ke Chen, Gang Chen, and Sharad Mehrotra. 2024a. Draft& verify: Lossless large language model acceleration via self-speculative decoding. In *Proceedings of the* 62nd Annual Meeting of the Association for Computational Linguistics (Volume 1: Long Papers), ACL 2024, Bangkok, Thailand, August 11-16, 2024, pages 11263–11282. Association for Computational Linguistics.
- Peiyuan Zhang, Guangtao Zeng, Tianduo Wang, and Wei Lu. 2024b. Tinyllama: An open-source small language model. *arXiv preprint arXiv:2401.02385*.
- Tianyi Zhang, Yang Sui, Shaochen Zhong, Vipin Chaudhary, Xia Hu, and Anshumali Shrivastava. 2025.
  70% size, 100% accuracy: Lossless llm compression for efficient gpu inference via dynamic-length float. arXiv preprint arXiv:2504.11651.
- Lianmin Zheng, Wei-Lin Chiang, Ying Sheng, Siyuan Zhuang, Zhanghao Wu, Yonghao Zhuang, Zi Lin, Zhuohan Li, Dacheng Li, Eric P. Xing, Hao Zhang, Joseph E. Gonzalez, and Ion Stoica. 2023. Judging Ilm-as-a-judge with mt-bench and chatbot arena. In Advances in Neural Information Processing Systems 36: Annual Conference on Neural Information Processing Systems 2023, NeurIPS 2023, New Orleans, LA, USA, December 10 - 16, 2023.
- Yongchao Zhou, Kaifeng Lyu, Ankit Singh Rawat, Aditya Krishna Menon, Afshin Rostamizadeh, San-



Figure 6: A depiction of the Dovetail joint in Chinese carpentry, which also inspired the name of our method. It represents that the seamless integration of this heterogeneous architecture.

jiv Kumar, Jean-François Kagy, and Rishabh Agarwal. 2023. Distillspec: Improving speculative decoding via knowledge distillation. *arXiv preprint arXiv:2310.08461*.

865

866

867

868

869

870

871

872

874

875

876

877

878

879

880

881

882

883

884

885

886

887

888

889

890

891

893

894

895

896

897

898

899

900

## A Dovetail

Figure 6 is an illustrative description of Dovetail.

## **B** Analysis of Dovetail Effectiveness

Given the sequence length S, batch size B, a target model consisting of m Transformer blocks, hidden dimension H, and the number of candidate draft tokens  $\gamma$ , the average decoding latency per token based on the theoretical formula of MagicDec is defined as:

$$T_{Avg}^{SD} = \frac{\gamma \cdot T_D + T_V(\gamma)}{\Omega(\gamma, \alpha)}$$
(2)

where  $\alpha$  is the acceptance rate,  $\Omega(\gamma, \alpha)$  is the number of accepted tokens in a single parallel verification,  $T_D$  is the time for the draft model to decode a single token, and  $T_V(\gamma)$  is the time for the target model to verify  $\gamma$  tokens in parallel.

The offloading method employs a strategy of overlapping computation and data loading to optimize efficiency, with the latency per token denoted as  $T_{Offload}$ . To ensure the advantage of the heterogeneous speculative decoding method, the following condition must be satisfied:

$$T_{Avg}^{SD} < T_{Offload} \tag{3}$$

i.e., the average latency per token of heterogeneous speculative decoding must be lower than that of the offloading method.

In a heterogeneous architecture, the parallel verification time  $T_V(\gamma)$  of the target model on the main processor can be decomposed into computation time  $T_c$  and memory access time  $T_p$ :

$$T_c = \frac{F}{P_c \cdot E_c}, \quad T_p = \frac{P}{B_m \cdot E_m}, \qquad (4)$$

where F is the computational cost of a single Transformer block, P is the parameter size,  $P_c$  is the

903 904

- 905 906
- 907
- 908
- 909
- 910 911
- 912
- 01

913 914

- 915 916
- 917
- 919 920
- 921 922

923

925

- 926
- 9
- 928

930

931 932

93

934 935

9

#### 9 9

938

939

942

943

944

## same conditions, providing a consistent experimental baseline.

peak computational performance of the main pro-

cessor,  $E_c$  is the computational efficiency,  $B_m$  is

the memory bandwidth, and  $E_m$  is the memory

Considering the partial overlap between compu-

(5)

tation time and memory access time, the total time

 $T_V(\gamma) = \max(T_c, T_n) + \beta \cdot \min(T_c, T_n)$ 

where  $\beta$  ( $0 \le \beta \le 1$ ) is the overlap coefficient,

with  $\beta = 1$  indicating no overlap and  $\beta = 0$  indi-

 $\max(T_c, T_p) + \beta \cdot \min(T_c, T_p) < \Omega(\gamma, \alpha) \cdot \frac{P}{B_p \cdot E_p}$ 

where  $T_c$  and  $T_p$  are the computation time and

memory access time of the target model on the

main processor,  $\beta$  ( $0 \le \beta \le 1$ ) is the overlap co-

efficient,  $B_p$  is the PCIe bandwidth, and  $E_p$  is the

ing achieves higher efficiency when the perfor-

mance of the main processor and the accelerator

is relatively balanced. However, in scenarios with

severe hardware resource imbalance (e.g., signif-

icantly limited computational performance of the main processor and high PCIe bandwidth), het-

erogeneous speculative decoding may not be the

**Additional Implementation Details** 

We trained the draft model on the ShareGPT

dataset, where the configuration of the draft model

under the Dovetail framework involved varying the

number of blocks M from 1 to 6. The training pro-

cess utilized eight NVIDIA A800 80G GPUs with

a batch size of 16 and employed mixed-precision

training (bf16). The AdamW optimizer was used,

with momentum parameters set to  $\beta_1 = 0.9$  and  $\beta_2 = 0.95$ . The model was trained for 24 epochs,

and the entire training process took approximately

1 day when M = 6. To ensure a fair compari-

son, the EAGLE model was retrained under the

In summary, heterogeneous speculative decod-

Equation 3 can be further updated as:

utilization efficiency.

cating complete overlap.

PCIe transmission efficiency.

Training Settings

optimal choice.

С

**C.1** 

is expressed as:

# C.2 Ablation experiments on RTX 2080

When running the Vicuna 13B on a GeForce RTX 2080, the parameter scale of the draft model also

Method	Speedup	au
w/o both	2.60x	4.91
w/ DGF	2.69x	4.99
w/ DGF + 1	2.97x	5.71
w/ DGF + 2	3.04x	5.96
w/ DGF + 3	3.08x	6.03
w/ DGF $+ 4$	<b>3.19</b> x	6.25
w/ DGF + 5	3.13x	6.26

Table 6: The ablation experiment results of Vicuna 13B on a heterogeneous architecture using GeForce RTX 2080 SUPER, with the temperature set to 0 and the test dataset being HumanEval. "w/o both" denotes using only a single layer; "w/ DGF" indicates using a single layer with DGF; and "w/ DGF + m" represents adding m additional Transformer blocks on the basis of "w/ DGF".

Method	Tokens/Sec	Speedup	au
w/o both	3.19	1.69x	3.61
w/DGF	3.36	1.79x	3.85
w/DGF+1	2.85	1.52x	4.09

Table 7: The ablation study results of the Vicuna 13B on HumanEval, conducted on a heterogeneous architecture with NVIDIA GTX 1050, where the temperature is set to 0.

significantly impacts the inference speed, as shown in Table 6. As the number of Transformer blocks in the draft model increases from 1 to 5, the prediction accuracy progressively improves, driving a corresponding increase in the average acceptance length, while the speedup ratio steadily rises. However, when the number of Transformer blocks increases to 6, although the average acceptance length shows a notable improvement, the speedup ratio experiences a slight decline. This phenomenon aligns with the observations made on the 7B model.

947

948

949

950

951

952

953

954

955

956

957

958

959

960

961

962

963

964

965

966

967

968

## C.3 Ablation experiments on GTX 1050

We conducted ablation experiments on the Vicuna 13B on a platform equipped with an NVIDIA GTX 1050 to investigate the impact of the DGF module and multiple Transformer blocks on model performance. The experimental results are presented in Table 7. Upon integrating the DGF module into EAGLE-2, both the speedup ratio and the average acceptance length of the model exhibited improvements. However, when an additional Transformer block was introduced beyond this configuration,

	Draft Stage	Verify Stage
Precision	16-bit	8-bit
Processors	GTX 1050	i5-9300H
Time	0.31 Sec	0.57 Sec

Table 8: On a personal laptop, statistics were gathered for large-model inference using w/DGF, with a focus on the average time taken for a single drafting phase and the average time taken for a single parallel verification phase.

while the average acceptance length continued to increase, the speedup ratio experienced a decline. 970 The primary reason for this phenomenon, as shown 971 in Table 8, lies in the precision discrepancy be-972 tween the CPU and GPU: the CPU employed int8 973 quantization, whereas the GPU utilized fp16 preci-974 sion for computations. This precision mismatch re-975 sulted in an insufficient time difference between the 976 drafting phase and the parallel verification phase 977 978 to accommodate the inclusion of an extra Transformer block. As shown in Table 7, further increas-979 ing the number of Transformer blocks prolonged the drafting time, thereby diminishing the overall 982 acceleration effect. Consequently, to achieve performance akin to that of a RTX 2080 on a device such as the GTX 1050—specifically, to further enhance the speedup ratio by incorporating additional Transformer blocks—it is advisable to apply int8 quantization to the drafting model on the GPU. This approach would amplify the time difference between the drafting phase and the parallel verification phase, thereby enabling the integration of multiple additional blocks. 991

#### D Heterogeneous Architecture

993

994

995

998

1000

1001 1002

1003

1004

1006

In heterogeneous architectures, the presence of accelerators allows for leveraging the advantages of multiple computational resources for LLM inference. Model compression techniques (Zhang et al., 2025) typically focus on fully utilizing accelerator performance, often with limited consideration of output quality. In contrast, offloading and partial offloading strategies combine the performance of accelerators with the memory and computational capabilities of CPUs to achieve lossless output quality, although their acceleration efficiency is generally suboptimal. To address this issue, PowerInfer (Song et al., 2024) leverages the locality characteristics of LLM inference by predicting hot

neurons to be computed on the GPU, while delegat-1007 ing cold neurons to the CPU. This approach effec-1008 tively utilizes the advantages of heterogeneous ar-1009 chitectures to significantly improve inference speed. 1010 Similarly, KTransformers (KVCache.AI, 2024) fo-1011 cuses on sparse Mixture of Experts (MoE) models, 1012 employing a heterogeneous computing strategy: 1013 non-shared components (sparse MoE matrices) are 1014 placed on the CPU to conserve GPU memory, while 1015 shared dense components are computed on the 1016 GPU. This method maximizes hardware resource 1017 utilization through heterogeneous computing, en-1018 abling efficient inference in resource-constrained 1019 environments. 1020