000 001 002 003 BBOPLACE-BENCH: BENCHMARKING BLACK-BOX OPTIMIZATION FOR CHIP PLACEMENT

Anonymous authors

Paper under double-blind review

ABSTRACT

Chip placement is a crucial step in modern chip design, because it significantly impacts the subsequent process and the overall quality of the final chip. The application of black-box optimization (BBO) for chip placement has a history of several decades. Nevertheless, early attempts were hampered by immature problem modeling and inefficient algorithm design, resulting in suboptimal placement efficiency and quality compared to the more prevalent analytical methods. Recent advancements in problem modeling and BBO algorithm design have highlighted the effectiveness and efficiency of BBO, demonstrating its potential to achieve state-of-the-art results in chip placement. Despite these advancements, the field lacks a unified benchmark for thoroughly assessing various problem models and BBO algorithms. To address this gap, we propose BBOPlace-Bench, the first benchmark designed for evaluating and developing BBO algorithms specifically for chip placement tasks. BBOPlace-Bench first collects several popular tasks and standardizing their formats, thereby providing uniform and comprehensive information for optimization. Additionally, BBOPlace-Bench includes a wide range of existing BBO algorithms, including simulated annealing, evolutionary algorithms, evolution strategy, and Bayesian optimization, and evaluates their performance across different problem modelings (i.e., permutation, discrete, and mixed search spaces) using various metrics. Furthermore, BBOPlace-Bench offers a flexible framework that allows users to easily implement and test their unique algorithms. BBOPlace-Bench not only provides efficient solutions for chip placement but also expands the practical application scenarios for various BBO algorithms. The code for BBOPlace-Bench is available in the supplementary file.

032 033 034

035 036

044

1 INTRODUCTION

037 038 039 040 041 042 043 In many real-world tasks such as neural architecture search [\(Zoph & Le, 2017;](#page-13-0) [Wang et al., 2019a](#page-13-1)[;b\)](#page-13-2), hyper-parameter optimization [\(Yao et al., 2018;](#page-13-3) [Bischl et al., 2023\)](#page-10-0), and chip design [\(Mirhoseini](#page-12-0) [et al., 2020\)](#page-12-0), we often need to solve black-box optimization (BBO) problems, where the objective function has no analytical form and can only be evaluated by different inputs, regarded as a "blackbox" function. For example, due to the lengthy, complex, and black-box workflow of chip design, chip placement is a typical BBO problem. Besides, BBO problems are often accompanied by expensive computational costs of the evaluations, requiring a BBO algorithm to find a good solution with a small number of objective function evaluations.

045 046 047 048 049 050 051 052 053 Chip placement serves as a crucial process that significantly impacts the power, performance, and area (PPA) metrics of the final chip [\(MacMillen et al., 2000;](#page-12-1) [Markov et al., 2012\)](#page-12-2). A modern chip typically consists of thousands of macros (i.e., individual building blocks such as memory components) and millions of standard cells (i.e., smaller fundamental elements like logic gates). The outcome of macro placement (MP) establishes a foundational solution for subsequent processes, such as global placement (GP) and routing, thereby playing a vital role in the overall design (Tang $\&$ [Yao, 2007\)](#page-12-3). For instance, MP affects the placement of standard cells, and suboptimal MP results can complicate the optimal positioning of these cells, which may ultimately lead to unsatisfactory chip performance [\(Vashisht et al., 2020\)](#page-13-4). Furthermore, inappropriate MP can result in macro blockage within the core area, adversely affecting overall chip performance by inducing issues such as routing congestion, increased wire length, and timing performance degradation [\(Pu et al., 2024\)](#page-12-4).

101 102 103 104 105 106 107 We consider the problem $\max_{x \in \mathcal{X}} f(x)$, where f is a black-box function and X is the search space, which may be discrete, continuous, and mixed. Traditional BBO algorithms are populationbased search algorithms, e.g., evolutionary algorithm (EAs) (Bäck, 1996), evolution strategies (ES) [\(Hansen et al., 2015;](#page-11-4) [Hansen, 2016\)](#page-11-2), and particle swarm optimization (PSO) [\(Kennedy & Eber](#page-11-5)[hart, 1995;](#page-11-5) [Gong et al., 2015\)](#page-11-6). As a type of general-purpose heuristic optimization algorithms, EAs simulate the natural evolution process with reproduction (e.g., mutation and crossover) and natural selection. They only require the solutions to be evaluated in order to perform the search, while the problem structure information, e.g., gradient information, can be unavailable, making them suitable

108 109 110 for BBO problems. As the mutation operators can often generate any solution in the search space, i.e., they are global search operators, EAs can converge to the global optimum [\(Rudolph, 1998;](#page-12-11) [Zhou](#page-13-5) [et al., 2019\)](#page-13-5).

111 112 113 114 115 116 117 118 119 120 121 122 123 124 Bayesian optimization (BO) [\(Shahriari et al., 2016;](#page-12-9) [Frazier, 2018\)](#page-10-3) is a widely used sample-efficient method for expensive BBO problems. At each iteration, BO fits a surrogate model, typically Gaussian process (GP) [\(Rasmussen & Williams, 2006\)](#page-12-12), to approximate the objective function, and maximizes an acquisition function to determine the next query point. Under the limited evaluation budget, traditional BO methods only have a few observations, which are, however, insufficient for constructing a precise surrogate model, leading to slow convergence. Thus, traditional BO methods struggle to effectively solve expensive BBO problems, preventing their broader applications. The basic framework of BO contains two critical components: a surrogate model and an acquisition function. GP is the most popular surrogate model. Given the sampled data points $\{(\mathbf{x}_i, y_i)\}_{i=1}^{t-1}$, where $y_i = f(x_i) + \epsilon_i$ and $\epsilon_i \sim \mathcal{N}(0, \eta^2)$ is the observation noise, GP at iteration t seeks to infer $f \sim GP(\mu(\cdot), k(\cdot, \cdot) + \eta^2 I)$, specified by the mean $\mu(\cdot)$ and covariance kernel $k(\cdot, \cdot)$, where I is the identity matrix of size D. After that, an acquisition function, e.g., probability of improvement (PI) [\(Kushner, 1964\)](#page-11-7), EI [\(Jones et al., 1998\)](#page-11-8) or UCB [\(Srinivas et al., 2012\)](#page-12-13), is optimized to determine the next query point x_t , balancing exploration and exploitation.

125 126 127 128 129 130 131 However, despite BBO's practical applications in various tasks, most "real-world" scenarios in academic research are limited, primarily focusing on problems such as hyperparameter optimization of machine learning algorithms [\(Pineda-Arango et al., 2021;](#page-12-14) [Bischl et al., 2023\)](#page-10-0), neural architecture search [\(Ying et al., 2019\)](#page-13-6), and robotic control [\(Todorov et al., 2012\)](#page-13-7). This paper aims to formulate the important and recently popular problem of chip placement within a framework that is conducive to BBO optimization, thereby expanding the application scope of BBO. The framework we provide is user-friendly and facilitates the integration of various advanced BBO algorithms.

132 133 2.2 CHIP PLACEMENT

144 145

134 135 136 137 138 139 140 141 142 143 The circuit in the placement stage is considered as a graph where vertices model gates. The main input information is the netlist $\mathcal{N} = (V, E)$, where V denotes the information (i.e., height and width) about all macros designated for placement on the chip, and E is a hyper-graph comprised of nets $e_i \in E$, which encompasses multiple cells (including both macros and standard cells) and denotes their inter-connectivity in the routing stage. Given a netlist, a fixed canvas layout and a standard cell library, a placement method is expected to determine the appropriate physical locations of movable macros such that the total wirelength can be minimized. A chip placement solution $s = \{(a_1, b_1), \ldots, (a_k, b_k)\}\)$ consists of the positions of all the cells to be placed $\{m_i\}_{i=1}^k$, where k denotes the total number of cells. One popular objective of chip placement is to minimize the total HPWL of all the nets while satisfying the cell density constraint, which is formulated as,

$$
\min_{\mathbf{s}} HPWL(\mathbf{s}) = \min_{\mathbf{s}} \sum_{e \in E} HPWL_e(\mathbf{s}), \text{ s.t. } D(\mathbf{s}) \le \epsilon,
$$
\n(1)

146 147 where D denotes the density, ϵ is a threshold, and $HPWL_e$ is the HPWL of net e, which is defined as: $HPWL_e(\mathbf{s}) = (\max_{v_i \in e} x_i - \min_{v_i \in e} x_i) + (\max_{v_i \in e} y_i - \min_{v_i \in e} y_i).$

148 149 150 151 152 153 154 155 156 157 158 159 160 There are three mainstream placement methods, i.e., analytical methods, learning-based methods, and black-box optimization methods. Analytical methods [\(Chang et al., 2009\)](#page-10-4) place macros and standard cells simultaneously, which can be roughly categorized into quadratic placement and nonlinear placement. Quadratic placement [\(He et al., 2013;](#page-11-9) [Lin et al., 2015\)](#page-11-10) iterates between an unconstrained quadratic programming phase to minimize wirelength and a heuristic spreading phase to remove overlaps. Nonlinear placement [\(Chen et al., 2008;](#page-10-5) [Lu et al., 2015;](#page-11-0) [Cheng et al., 2018\)](#page-10-6) formulates a nonlinear optimization problem and tries to directly solve it with gradient descent methods. Generally speaking, nonlinear placement can achieve better solution quality, while quadratic placement is more efficient. Recently, there has been extensive attention on GPU-accelerated non-linear placement methods. For example, DREAMPlace [\(Lin et al., 2020;](#page-11-11) [Liao et al., 2023\)](#page-11-12) transforms the non-linear placement problem in Eq. [1](#page-2-0) into a neural network training problem, solves it by classical gradient descent and leverages GPU, enabling ultra-high parallelism and acceleration and producing state-of-the-art analytical placement quality.

161 Learning-based approaches, particularly reinforcement learning, are a popular topic in recent chip placement discussions. GraphPlace [\(Mirhoseini et al., 2021\)](#page-12-7) first models chip placement as a RL

Figure 1: Illustration of BBOPlace-Bench

problem, which divides the chip canvas into discrete grids, with each macro assigned discrete coordinates of grids, wherein the agent decides the placement of the current macro at each step. Since then, many works on RL for chip placement have been proposed [\(Cheng & Yan, 2021;](#page-10-7) [Cheng et al.,](#page-10-8) [2022;](#page-10-8) [Lai et al., 2022\)](#page-11-13), and recent state-of-the-art works [\(Lai et al., 2023;](#page-11-14) [Geng et al., 2024\)](#page-10-9) show competitive performance compared to traditional analytical placers.

185 186 187 188 189 190 191 192 193 194 195 Black-box optimization methods for placement have a long history. However, earlier methods such as SP [\(Murata et al., 1996;](#page-12-8) [Oh et al., 2022\)](#page-12-15) have poor scalability due to the inefficient rectangular packing formulation. Recently, some black-box optimization methods have made significant progress by changing the search space. AutoDMP [\(Agnesina et al., 2023\)](#page-10-10) improves DREAMPlace by using Bayesian optimization to explore the configuration space and shows remarkable performance on multiple benchmarks. WireMask-BBO [\(Shi et al., 2023\)](#page-12-16) is a recently proposed chip placement method, which adopts a wire-mask-guided greedy genotype-phenotype mapping and can be equipped with any BBO algorithm, demonstrating the superior performance over packing-based, reinforcement learning, and analytical methods. In this paper, our proposed BBOPlace-Bench integrate these BBO problem formulation approaches into a unified benchmark for easier comparison and subsequent development of BBO algorithms for chip placement.

196 197 198 199 200 201 202 Recently, there have been additional benchmarks for AI in EDA. CircuitNet [\(Chai et al., 2023;](#page-10-11) [Xun](#page-13-8) [et al., 2024\)](#page-13-8) focuses on providing multi-modal data for prediction tasks, enhancing the capability for various prediction tasks through the use of diverse data modalities. ChiPBench [\(Wang et al., 2024\)](#page-13-9) emphasizes the entire EDA workflow, supplying complete files for each case and necessary design kits, thereby offering a comprehensive dataset that supports all stages of design and promotes a more integrated approach to chip design and evaluation. In contrast, our proposed BBOPlace-Bench aims to provide a unified and user-friendly benchmark for BBO in chip placement, encouraging the expansion of BBO applications in this emerging field.

203 204

205

3 BBOPLACE-BENCH

206 207 208 209 210 We introduce our BBOPlace-Bench in this section. The overview of our benchmark is shown in Figure [1.](#page-3-0) We first introduce how to bridge existing chip placement benchmarks, i.e., ISPD 2005 [\(Nam](#page-12-10) [et al., 2005\)](#page-12-10) and ICCAD 2015 [\(Kim et al., 2015\)](#page-11-3), with BBO in Section [3.1.](#page-3-1) Then, we introduce the problem formulation, optimization algorithm, and evaluation in our benchmark in Sections [3.2,](#page-4-0) [3.3,](#page-4-1) and [3.4,](#page-5-0) respectively.

211

212 213 3.1 BRIDGING CHIP PLACEMENT AND BBO

214 215 With the fast development of EDA, datasets for chip design have undergone significant changes in structure and format. Early datasets, such as the ISPD 2005 [\(Nam et al., 2005\)](#page-12-10), used a simplified *Bookshelf* format, which, however, is not suitable for real-world chip design and manufacturing due

216 217 218 219 220 221 222 223 224 225 226 to the significant amount of missing important information. In contrast, later datasets such as ICCAD 2015 [\(Kim et al., 2015\)](#page-11-3) offer *LEF/DEF* format along with other necessary files, including essential information for subsequent design stages. However, these newer datasets are much more complex and contain a large amount of information that is hard to use or even unnecessary for the placement stage. To address the challenges posed by different dataset formats, we provide interfaces that are compatible with both *Bookshelf* and *LEF/DEF* formats and capable of processing them. Based on this, we extract the essential information needed for the placement stage, creating a search space that can be readily optimized with BBO algorithms. The search space in our BBOPlace-Bench can accommodate various types of search spaces, such as discrete, continuous, and mixed, which facilitates the incorporation of multiple problem formulation approaches within our framework. Specific details will be provided in the following section.

3.2 PROBLEM FORMULATION

229 230 231 232 233 This section will introduce three problem formulation approaches of BBO for chip placement, where the search space sizes of SP and GG are related to the number of macros, while the search space for HPO is unrelated to it. In our BBOPlace-Benchmark, the number of macros can be specified arbitrarily and can be used for research on high-dimensional BBO, which is a recent popular topic in BBO.

234 235 236 237 238 239 240 241 Sequence pair (SP) is a traditional combinatorial problem formulation in chip placement [\(Murata](#page-12-8) [et al., 1996\)](#page-12-8). For k macros $\{m_i\}_{i=1}^k$ to be placed, an SP is a pair of permutations of length k, from which the relative relationships of each macro can be extracted. Specifically, for macros v_i and m_j , there are four relative relationships in the two permutations: $i > j$ and $i > j$, $j > i$ and $j > i$; $i > j$ and $j > i$; $j > i$ and $i > j$, which represent m_i being to the left, right, above, and below m_j , respectively. We can use longest common subsequence to convert the SP representation to a chip placement result, which ensures minimal area placement, where no further vertical or horizontal adjustment of any macro is possible [\(Murata et al., 1996\)](#page-12-8).

242 243 244 245 246 247 248 249 250 251 Grid-guide (GG) aims to directly optimize the coordinates of macros. A chip placement solution s is directly represented by the coordinates of all macros $\{m_i\}_{i=1}^k$, i.e., $\bm{s}=(a_1,b_1,\ldots,a_k,b_k)$, where (a_i, b_i) denotes the coordinates of the macro m_i on the chip canvas. However, if optimizing in this coordinates search space directly, it is difficult to efficiently find a solution that has a small HPWL value and satisfies the non-overlapping constraint. To improve the efficiency, [\(Shi et al., 2023\)](#page-12-16) propose a wire-mask-guided greedy procedure to transform a solution into a placement result. It first divide the chip canvas into grids $(224 \times 224$ in our experiments) and determine the placement order of all the macros by some predefined rules, e.g., the area of the macro. Then, it places each macro sequentially by minimizing the incremental HPWL value based on a wire mask [\(Lai et al., 2022\)](#page-11-13), which not only ensures a good quality of the final placement result but also avoids overlapping.

252 253 254 255 256 257 258 259 Hyperparameter optimization (HPO) is another problem formulation. The representative analytical method, DREAMPlace [\(Lin et al., 2020;](#page-11-11) [Gu et al., 2020;](#page-11-15) [Liao et al., 2023\)](#page-11-12), performs well on many modern chips and achieves competitive results with advanced commercial EDA tools as an open-source tool. However, it has many hyperparameters that significantly affect its performance [\(Agnesina et al., 2023\)](#page-10-10). BBO algorithms have been proven to be efficient methods for HPO and have achieved excellent performance on various tasks. In our HPO's problem formulation, we set the search space for chip placement as the hyperparameter space of DREAMPlace, with specific details shown in the Table [1.](#page-5-1) The first part consists of the general placement configurations, and the second part includes the configurations at each DREAMPlace iteration.

260 261 262

227 228

3.3 OPTIMIZATION ALGORITHM

We use the following four typical BBO algorithms in our BBOPlace-Bench:

- Simulated annealing (SA) is a classic approach in chip placement [\(Murata et al., 1996\)](#page-12-8). By mimicking the cooling process of metals, it effectively explores the search space, balancing exploration and exploitation to minimize objective function. Its ability to escape local minima makes it particularly valuable in optimizing complex layouts.
- **269** • Evolutionary algorithm (EA) is a population-based search framework (Bäck, 1996). We implement various operators to handle different types of search spaces. In this paper, we

271		Table 1: Search space of HPO in BBOPlace-Bench.								
272	HPO search space	Type	Range							
273 274	$GP_{num_bins_x}$	discrete	[1024, 2048]							
275	GP_num_bins_y GP_optimizer	discrete discrete	[1024, 2048] ["adam", "nesterov"]							
276	GP_wirelength	discrete	["weighted_average", "logsumexp"]							
277	GP_learning_rate	continuous	[0.001, 0.01]							
278	GP_Llambda_density_weight_iteration	continuous	[1, 3]							
279	GP_Lsub_iteration	continuous	[1, 3]							
280	GP_learning_rate_decay	continuous	[0.99, 1.0]							
281	stop_overflow	continuous	[0.06, 0.1]							
282	target_density	continuous	[0.8, 1.2]							
283	RePlAce_LOWER_PCOF	continuous	[0.9, 0.99]							
284	RePlAce_UPPER_PCOF	continuous	[1.02, 1.15]							
285	RePlAce_ref_hpwl	continuous	[150000, 550000]							
286	density_weight	continuous continuous	$[1e-6, 1e-4]$							
287	gamma		[1, 4]							
288										
289 290			treat SA as a specific instance of EA, utilizing a population size of one while employing							
291	the same mutation operator.									
292			• Evolution strategy (ES) is a representative method used in the field of continuous space							
293			BBO. We integrate pycma ¹ , a popular implementation of CMA-ES (Hansen, 2016) in							
294			Python, into our benchmark. It not only provides a basic implementation of CMA-ES							
295			but also includes numerous advanced features suitable for high-dimensional optimization							
296	and many other scenarios.									
297			• Bayesian optimization (BO). BBOPlace-Bench integrates one of the most popular BO							
298			frameworks, BoTorch (Balandat et al., 2020) ² . BoTorch leverage GPUs for efficient GP							
299	fitting and inference and it includes with a wide range of advanced BO algorithms.									
300										
301	3.4 EVALUATION									
302	As an important part of the EDA process, chip placement has many evaluation approaches. In our									
303	benchmark, we propose the following three methods.									
304										
305 306	Macro Placement HPWL Traditionally, the chip placement problem can be divided into two									
307	successive stages (Agnesina et al., 2023): macro placement (MP) and global placement (GP, which									
308	is also known as standard cell placement). MP heavily influences the subsequent placement of									
309	standard cells, and poor MP might make it challenging to place these cells optimally, leading to an unsatisfactory chip performance. Therefore, MP HPWL is an important metric for evaluating the									
310	quality of chip placement. Additionally, since the number of macros is much smaller compared to									
311	the number of standard cells (hundreds vs millions), MP HPWL is more suitable as an appropriate									
312	metric, especially for SP and GG formulation, which directly optimize the placement coordinates of									
313	macros.									
314										
315	Global Placement HPWL The calculation of GP HPWL is based on both macros and standard									
316	cells, and compared to MP HPWL, it is more closely related to the final chip performance. In									
317	BBOPlace-Bench, after obtaining the positions of the macros through different problem formu-									
318	lations and optimization algorithms, if GP HPWL evaluation is required, we will fix the already placed macros and place standard cells by DREAMPlace (Lin et al., 2020) to obtain GP HPWL, i.e.,									
319	HPWL involving both macros and standard cells. Compared to MP HPWL, GP HPWL considers									
320	the total wirelength, typically on a scale that is two orders of magnitude larger, providing a better									
321	estimation of the final real performance of the final chin Additionally the GP HPWL interface can									

estimation of the final real performance of the final chip. Additionally, the GP HPWL interface can

³²² 323

¹<https://github.com/CMA-ES/pycma>

²<https://github.com/pytorch/botorch>

 also be called independently, in which case the problem is treated as an expensive BBO problem. The time overhead for different problem modeling, optimization algorithms, and evaluation methods is shown in Appendix [B.1.](#page-14-0)

 PPA Evaluation The whole chip design process is lengthy and complex, and proxy metrics (e.g., MP HPWL and GP HPWL) may not accurately capture the true performance, i.e., power, performance, and area (PPA) metrics of the chip. After obtaining the global placement results, we use commercial tool *Cadence Innovus* to proceed the subsequent stages and evaluate their PPA metrics, including routed wirelength, routed vertical and horizontal congestion overflow, worst negative slack, total negative slack, and the number of violation points. These metrics are extremely important measures of chip design and are typically considered to evaluate the quality of a chip comprehensively.

3.5 BBO USER-FRIENDLY INTERFACES

 Our proposed BBOPlace-Bench has easy-to-use interfaces, making it very easy to set up the execution of both built-in algorithms and user-customized algorithms. A simple example of running BO with GG formulation on superblue1 is shown in Code Example 1. Additionally, we provide a visualization interface that conveniently displays the placement of components, allowing for an intuitive assessment of the placement results, as shown in the Appendix [B.3.](#page-17-0)

```
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
     1 from types import SimpleNamespace
     2 from placedb import PlaceDB
     3 from placer import REGISTRY as PLACER_REGISTRY
     4 from algorithm import REGISTRY as ALGO_REGISTRY
     5 \text{ args} = \{6 "benchmark" : "superblue1", # set chips
           "placer" : "grid_guide", # choose problem formulation
     8 "algorithm" : "bo", # choose optimization algorithm
     9 "eval_gp_hpwl" : True, # set problem formulation
    10 "max_evals" : 100, # set max number of evaluations
    11 }
    12 \text{ args} = \text{SimpleNamespace} (**args)
    13 # read chip information
    14 placedb = PlaceDB(args=args)
    15 # initialize placer
    16 placer = PLACER_REGISTRY[args.placer.lower()](args=args, placedb=placedb)
    17 # initialize bbo algorithm
    18 runner = ALGO_REGISTRY[args.algorithm.lower()](args=args, placer=placer)
    19 # run it!
    20 results = runner.run()
```
Code Example 1: Run BO with GG formulation on superblue1 of ICCAD 2015.

4 EXPERIMENT

```
4.1 EXPERIMENTAL SETTINGS
```
 We empirically test methods in BBOPlace-Bench on the ISPD 2005 [\(Nam et al., 2005\)](#page-12-10) and ICCAD 2015 benchmarks [\(Kim et al., 2015\)](#page-11-3). Their detailed statistics are provided in Table [6](#page-14-1) of Appendix [A.](#page-14-2) For ISPD 2005, we use the number of macros specified in the dataset as our macros. For ICCAD 2015, since it does not specify macros, we define the largest 512 cells by area as macros. We compare three problem formulation approaches in the benchmark, evaluating multiple algorithms under each approach. Due to the enormous permutation search space of SP, BO and CMA-ES are difficult to apply; therefore, we only run SP-SA and SP-EA. Due to the difficulty of handling mixed spaces, we continuous the search space of HPO in our experiments. We conduct experiments of MP and GP evaluation on both benchmarks, with MP having 10,000 evaluation instances, while GP HPWL is set to 200 due to longer evaluation times. For methods that are particularly time-consuming (such as BO), we reduce the number of evaluations to ensure they could complete within 24 hours. All experiments are conducted using five seeds. Detailed settings of different methods are provided in our supplemental files.

Figure 2: MP HPWL vs. number of evaluations of different methods on ISPD 2005.

Table 2: MP HPWL values ($\times 10^5$) obtained by ten compared methods on ISPD 2005. Each result consists of the mean and standard deviation of five runs. The results of three RL methods are from [Geng et al.](#page-10-9) [\(2024\)](#page-10-9). The best and runner-up methods are **bolded** and underlined, respectively. The symbols '+', ' $-$ ' indicate the result is almost equivalent and inferior to the best methods, respectively, according to the Wilcoxon rank-sum test with significance level 0.05.

	Formulation	Algorithm	adaptec1	adaptec2	adaptec3	adaptec4	bigblue1	bigblue3	Average Rank
	SP	SA	$76.80 + 3.41$	604.18 ± 12.16 -	$655.61 + 20.30 -$	$699.85 + 1.72$	$31.73 + 0.60 -$	$939.84 + 32.19 -$	13
		EA	41.80 ± 3.30 -	442.77 ± 13.71 -	486.91 ± 10.24 -	559.43 ± 6.73 -	20.04 ± 0.59 -	554.93 ± 23.21 -	12
		SA	6.32 ± 0.05 -	83.61 ± 5.82 -	$64.05 + 0.73$	$65.53 + 0.72$	2.44 ± 0.02 -	$67.51 + 3.41$.	6.67
	GG	EA	$5.80 + 0.03 +$	$61.46 + 4.47$	56.13 ± 0.81 -	56.79 ± 0.80 -	2.30 ± 0.03 -	52.40 ± 2.30 -	3.83
		ES	6.98 ± 0.48 -	$103.66 + 21.81 -$	66.95 ± 2.04 -	68.67 ± 5.35 -	2.43 ± 0.03 -	75.66 ± 15.96 -	7.5
		BO.	6.38 ± 0.04 -	83.25 ± 3.44 -	63.08 ± 1.16 -	64.34 ± 0.86 -	2.46 ± 0.02 -	65.19 ± 2.01 -	6.33
		SA	7.89 ± 0.12 -	34.30 ± 1.82 -	$53.07 + 0.89 +$	$43.33 \pm 0.23 +$	3.45 ± 0.07 -	$42.44 + 1.66 -$	4.5
	HPO	EA	$7.55 + 0.11 -$	$32.06 + 0.47 +$	$52.70 + 0.89 +$	$42.77 + 0.54 +$	$3.35 + 0.06 -$	$40.03 + 0.72 +$	2.83
		ES	$8.15 + 0.12$	33.00 ± 0.31 -	$53.57 + 0.73 +$	$43.94 + 1.11 +$	$3.40 + 0.04 -$	$41.69 + 0.00 +$	4.5
		BO.	9.33 ± 0.76 -	37.41 ± 1.82 -	56.27 ± 1.59 -	47.70 ± 1.22 -	3.69 ± 0.04 -	46.16 ± 3.51 -	6.17
		GraphPlace	30.01 ± 2.98 -	$351.71 + 38.20$ -	$358.18 + 13.95$	151.42 ± 9.72 -	$10.58 + 1.29$ -	$357.48 + 47.83 -$	11
	RL	MaskPlace	$7.62 + 0.67$	75.16 ± 4.97 -	100.24 ± 13.54 -	87.99 ± 3.25 -	$3.04 + 0.06 -$	90.04 ± 4.83 -	8.33
		EfficientPlace	5.94 ± 0.04 -	46.79 ± 1.60 -	56.35 ± 0.99 -	58.47 ± 1.61 -	$2.14 \pm 0.01 +$	58.38 ± 0.54 -	4.33

4.2 RESULTS ON ISPD 2005

417 418 419 420 421 422 423 424 425 426 427 428 429 MP HPWL comparisons. The results on MP HPWL are shown in Figure [2](#page-7-0) and Table [2.](#page-7-1) It can be observed that the early SP modeling has low efficiency and struggles to find satisfactory solutions, resulting in the worst performance among all algorithms. In the modeling of SP, GG, and HPO, EA consistently performs the best, demonstrating its superiority in this problem, which aligns with previous research findings [\(Shi et al., 2023\)](#page-12-16). It is evident that BO performs relatively poorly in GG and HPO, possibly due to the large search space (i.e., 1024 dimensions), and BO's performance in high-dimensional spaces requires the assistance of additional techniques [\(Binois](#page-10-13) [& Wycoff, 2022\)](#page-10-13). Designing specific high-dimensional BO algorithms for chip placement is an interesting research question. In addition to the methods in BBOPlace-Bench, we also include three representative reinforcement learning methods as comparison methods, i.e., GraphPlace [\(Mirhoseini](#page-12-7) [et al., 2021\)](#page-12-7), MaskPlace [\(Lai et al., 2022\)](#page-11-13), and EfficientPlace [\(Geng et al., 2024\)](#page-10-9). These results^{[3](#page-7-2)} are from [Geng et al.](#page-10-9) [\(2024\)](#page-10-9). The current state-of-the-art RL method, EfficientPlace, ranks second among all methods, while HPO-EA achieves the best ranking. This demonstrates the competitive performance of BBO for chip placement across different technological approaches.

430 431

³These RL algorithms used different numbers of evaluations for training, as detailed in the original paper.

Formulation	Algorithm	superblue1	superblue3	superblue4	superblue5	superblue7	superblue10	superblue 16	superblue18	Average Rank
SP	SA	12.74 ± 0.32 -	30.94 ± 0.36 -	20.81 ± 0.59 -	$55.20 + 1.19 -$	24.67 ± 0.31 -	11.09 ± 0.67 -	$29.75 + 0.43$	$6.40 + 0.22$	10
	EA	5.27 ± 0.28	13.34 ± 1.04 -	11.33 ± 0.64 -	31.65 ± 2.44 -	14.15 ± 0.75 -	2.31 ± 0.19	14.59 ± 1.26 -	2.66 ± 0.13 -	8.88
	SA	$0.62 + 0.01 -$	1.70 ± 0.03 -	1.12 ± 0.02 -	4.16 ± 0.07 -	1.81 ± 0.03 -	$0.55 + 0.00 -$	$1.21 + 0.04 -$	$0.53 + 0.01 -$	2.38
GG	EA	$0.59 \pm 0.00 +$	$1.55 \pm 0.01 +$	$0.95 \pm 0.01 +$	$3.84 \pm 0.03 +$	$1.72 \pm 0.02 +$	$0.54 \pm 0.00 +$	$0.95 \pm 0.01 +$	$0.49 \pm 0.00 +$	
	ES	$0.66 + 0.04 -$	$1.80 + 0.10 -$	1.20 ± 0.09 -	4.78 ± 0.37 -	$1.92 + 0.10 -$	$0.54 \pm 0.00 +$	1.23 ± 0.08 -	0.53 ± 0.02 -	3.38
	BO	0.63 ± 0.01 -	$1.71{\pm}0.01$ -	1.12 ± 0.02 -	4.13 ± 0.05 -	$1.84{\pm}0.03$ -	0.55 ± 0.00 -	1.23 ± 0.02 -	0.52 ± 0.01 -	2.63
	SA	$2.29 + 0.12$	$4.86 + 0.17$ -	$2.38 + 0.08 -$	$10.45 + 0.23 -$	$3.44 + 0.09 -$	$1.88 + 0.03 -$	$3.76 + 0.24$	$1.56 + 0.15$ -	6.88
HPO	EA	$2.07 + 0.14$ -	$4.29 + 0.19 -$	2.35 ± 0.10 -	$9.98 + 0.13$	$3.19 + 0.03 -$	1.59 ± 0.05 -	$3.40 + 0.12$	$1.43 + 0.09 -$	5.13
	ES	$2.22 + 0.09 -$	$4.83 + 0.24$	2.32 ± 0.11 -	10.37 ± 0.38 -	$3.34 + 0.07 -$	1.69 ± 0.10 -	3.90 ± 0.31 -	$1.54 + 0.15$ -	6
	BO	2.60 ± 0.07 -	5.93 ± 0.29 -	2.66 ± 0.13 -	11.77 ± 0.24 -	3.93 ± 0.09 -	2.74 ± 0.34 -	4.51 ± 0.49 -	2.01 ± 0.10 -	8.13

Table 4: GP HPWL values ($\times 10^8$) obtained by ten compared methods on ICCAD 2015. Each result consists of the mean and standard deviation of five runs. The best and runner-up methods are bolded and underlined, respectively. The symbols '+', ' $-$ ' indicate the result is almost equivalent and inferior to the best methods, respectively, according to the Wilcoxon rank-sum test with significance level 0.05.

GP HPWL comparisons. The results of GP HPWL of ISPD 2005 are provided in Appendix [B.2](#page-14-3) due to space limitation. Due to its ability to comprehensively consider macros and standard cells in the layout, the advantages of HPO's GP HPWL are more pronounced.

463 464 465

466

4.3 RESULTS ON ICCAD 2015

467 468 469 470 471 472 473 474 HPWL comparisons. The results of MP HPWL and GP HPWL on ICCAD 2015 are shown in Tables [3](#page-8-0) and [4,](#page-8-1) respectively. GG has a significant advantage in the MP HPWL task, while HPO has a notable advantage in the GP HPWL task. In both tasks, these two problem formulation approaches outperform SP. In both tasks, whether EA uses the GG or HPO problem formulation, its performance is better than BO. The convergence curves indicate that this holds true even with the same number of evaluations. This contradicts the common experience that "BO is better than EA" in many real-world tasks. This also calls for more targeted techniques for chip placement to leverage the advantages of BO in effectively utilizing optimization historical experience.

475

476 477 478 479 480 481 482 483 484 485 PPA comparisons. Due to the poor solution quality of SP, we only conducted PPA testing on the solutions modeled by GG and HPO. The PPA evaluation results of HPO modeling are shown in Table [5.](#page-9-0) The results of GG are provided in Appendix [B.2](#page-14-3) due to space limitation. For each method, we select the best chip from multiple random seeds based on GP HPWL for PPA evaluation. The chip placement is performed by different methods, and the subsequent stages and PPA evaluation are performed by *Cadence Innovus*. rWL (m) is the routed wirelength; rO-H (%) and rO-V (%) represent the routed horizontal and vertical congestion overflow, respectively; WNS (ns) is the worst negative slack; TNS (1e5 μ s) is the total negative slack; NVP (1e4) is the number of violation points. WNS and TNS are the larger the better, while the other metrics are the smaller the better. From the table, it can be seen that there is currently no BBO algorithm that can dominate all algorithms. BBO for chip placement still has significant space for improvement.

9

434 435

Table 5: Results of PPA metrics on the ICCAD 2015 benchmarks of HPO formulation. The best and

519 520 521

522

523 524

5 CONCLUSION

In this paper, we propose BBOPlace-Bench, which is the first benchmark in BBO for chip placement. BBOPlace-Bench offers a flexible framework that allows users to easily implement and test their BBO algorithms, with the hope of facilitating the application of BBO. One limitation of this paper is that we used the commercial software *Cadence Innovus* for PPA evaluation. We plan to integrate open-source tools (e.g., OpenROAD [\(Kahng & Spyrou, 2021\)](#page-11-16)) into our benchmark to facilitate comprehensive performance evaluation for users without a commercial license.

BO $\begin{array}{|c|c|c|c|c|c|c|c|c|} \hline \end{array}$ 73.19 $\begin{array}{|c|c|c|c|c|c|c|c|} \hline \end{array}$ 7.73 $\begin{array}{|c|c|c|c|c|c|} \hline \end{array}$ 7.74 $\begin{array}{|c|c|c|c|c|c|} \hline \end{array}$ 0.76

533 534 535 536 537 538 539 Based on our results, there are many worthwhile directions for future exploration. 1) Multiobjective optimization [\(Deb, 2001\)](#page-10-14). In addition to the wire length considered in this paper, chip design also involves many other objectives, such as congestion and power. 2) **High-dimensional** optimization [\(Binois & Wycoff, 2022\)](#page-10-13). Chip placement is a typical high-dimensional problem, and it is crucial to propose a targeted high-dimensional BBO algorithm based on placement characteris-tics. 3) Offline optimization [\(Trabucco et al., 2022\)](#page-13-10) and transfer optimization [\(Bai et al., 2023\)](#page-10-15). The full process of evaluating chips is expensive, but fortunately, there is a wealth of offline data available from similar chips. How to efficiently utilize this data is an interesting question.

540 541 REFERENCES

567

572 573

579 580 581

- **542 543 544 545** Anthony Agnesina, Puranjay Rajvanshi, Tian Yang, Geraldo Pradipta, Austin Jiao, Ben Keller, Brucek Khailany, and Haoxing Ren. AutoDMP: Automated DREAMPlace-based macro placement. In *Proceedings of the 27th International Symposium on Physical Design*, pp. 149–157, Virtual, 2023.
- **546 547 548** Thomas Bäck. Evolutionary Algorithms in Theory and Practice: Evolution Strategies, Evolutionary *Programming, Genetic Algorithms*. Oxford University Press, 1996.
- **549 550** Tianyi Bai, Yang Li, Yu Shen, Xinyi Zhang, Wentao Zhang, and Bin Cui. Transfer learning for Bayesian optimization: A survey. *arXiv:2302.05927*, 2023.
- **551 552 553 554 555** Maximilian Balandat, Brian Karrer, Daniel R. Jiang, Samuel Daulton, Benjamin Letham, Andrew Gordon Wilson, and Eytan Bakshy. BoTorch: A Framework for efficient Monte-Carlo Bayesian optimization. In *Advances in Neural Information Processing Systems 33 (NeurIPS)*, Virtual, 2020.
- **556 557 558** Mickaël Binois and Nathan Wycoff. A survey on high-dimensional Gaussian process modeling with application to Bayesian optimization. *ACM Transactions on Evolutionary Learning and Optimization*, 2(2):1–26, 2022.
- **559 560 561 562 563** Bernd Bischl, Martin Binder, Michel Lang, Tobias Pielok, Jakob Richter, Stefan Coors, Janek Thomas, Theresa Ullmann, Marc Becker, Anne-Laure Boulesteix, Difan Deng, and Marius Lindauer. Hyperparameter optimization: Foundations, algorithms, best practices, and open challenges. *WIREs Data. Mining. Knowl. Discov.*, 13(2), 2023.
- **564 565 566** Andrew E Caldwell, Andrew B Kahng, Stefanus Mantik, Igor L Markov, and Alexander Zelikovsky. On wirelength estimations for row-based placement. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 18(9):1265–1278, 1999.
- **568 569 570 571** Zhuomin Chai, Yuxiang Zhao, Wei Liu, Yibo Lin, Runsheng Wang, and Ru Huang. Circuitnet: An open-source dataset for machine learning in vlsi cad applications with improved domainspecific evaluation metric and learning strategies. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2023. doi: 10.1109/TCAD.2023.3287970.
	- Yao-Wen Chang, Zhe-Wei Jiang, and Tung-Chieh Chen. Essential issues in analytical placement algorithms. *IPSJ Transactions on System LSI Design Methodology*, 2:145–166, 2009.
- **574 575 576 577 578** Tung-Chieh Chen, Zhe-Wei Jiang, Tien-Chang Hsu, Hsin-Chen Chen, and Yao-Wen Chang. Ntuplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 27(7):1228–1240, 2008.
	- Chung-Kuan Cheng, Andrew B Kahng, Ilgweon Kang, and Lutong Wang. Replace: Advancing solution quality and routability validation in global placement. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 38(9):1717–1730, 2018.
- **582 583 584** Ruoyu Cheng and Junchi Yan. On joint learning for solving placement and routing in chip design. In *Advances in Neural Information Processing Systems 34*, pp. 16508–16519, Virtual, 2021.
- **585 586 587** Ruoyu Cheng, Xianglong Lyu, Yang Li, Junjie Ye, Jianye Hao, and Junchi Yan. The policy-gradient placement and generative routing neural networks for chip design. In *Advances in Neural Information Processing Systems 35*, New Orleans, LA, 2022.
- **588 589** Kalyanmoy Deb. *Multi-objective optimization using evolutionary algorithms*. Wiley, 2001.
- **590** Peter I. Frazier. A tutorial on Bayesian optimization. *arXiv:1807.02811*, 2018.
- **592 593** Zijie Geng, Jie Wang, Ziyan Liu, Siyuan Xu, Zhentao Tang, Mingxuan Yuan, HAO Jianye, Yongdong Zhang, and Feng Wu. Reinforcement learning within tree search for fast macro placement. In *Forty-first International Conference on Machine Learning*, 2024.

680

685

- **648 649 650** Done MacMillen, Raul Camposano, Dwight Hill, and Thomas W. Williams. An industrial view of electronic design automation. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 19(12):1428–1448, 2000.
- **652 653 654** Igor L Markov, Jin Hu, and Myung-Chul Kim. Progress and challenges in VLSI placement research. In *Proceedings of the 25th International Conference on Computer-Aided Design*, pp. 275–282, San Jose, CA, 2012.
- **655 656 657 658 659** Azalia Mirhoseini, Anna Goldie, Mustafa Yazgan, Joe W. J. Jiang, Ebrahim M. Songhori, Shen Wang, Young-Joon Lee, Eric Johnson, Omkar Pathak, Sungmin Bae, Azade Nazi, Jiwoo Pak, Andy Tong, Kavya Srinivasa, William Hang, Emre Tuncer, Anand Babu, Quoc V. Le, James Laudon, Richard Ho, Roger Carpenter, and Jeff Dean. Chip placement with deep reinforcement learning. *arXiv:2004.10746*, 2020.
- **660 661 662 663** Azalia Mirhoseini, Anna Goldie, Mustafa Yazgan, Joe Wenjie Jiang, Ebrahim Songhori, Shen Wang, Young-Joon Lee, Eric Johnson, Omkar Pathak, Azade Nazi, et al. A graph placement methodology for fast chip design. *Nature*, 594(7862):207–212, 2021.
- **664 665 666** Hiroshi Murata, Kunihiro Fujiyoshi, Shigetoshi Nakatake, and Yoji Kajitani. VLSI module placement based on rectangle-packing by the sequence-pair. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 15(12):1518–1524, 1996.
- **667 668 669** Gi-Joon Nam, Charles J Alpert, Paul Villarrubia, Bruce Winter, and Mehmet Yildiz. The ISPD2005 placement contest and benchmark suite. In *Proceedings of the 9th International Symposium on Physical Design*, pp. 216–220, San Francisco, CA, 2005.
- **670 671 672 673** Changyong Oh, Roberto Bondesan, Dana Kianfar, Rehan Ahmed, Rishubh Khurana, Payal Agarwal, Romain Lepert, Mysore Sriram, and Max Welling. Bayesian optimization for macro placement. *arXiv:2207.08398*, 2022.
- **674 675 676** Sebastian Pineda-Arango, Hadi S. Jomaa, Martin Wistuba, and Josif Grabocka. HPO-B: A largescale reproducible benchmark for black-box HPO based on openml. In *Advances in Neural Information Processing Systems 34 (NeurIPS'21)*, Virtual, 2021.
- **677 678 679** Yuan Pu, Tinghuan Chen, Zhuolun He, Chen Bai, Haisheng Zheng, Yibo Lin, and Bei Yu. Incremacro: Incremental macro placement refinement. In *Proceedings of the 2024 International Symposium on Physical Design (ISPD)*, pp. 169–176, 2024.
- **681 682** Carl Edward Rasmussen and Christopher K. I. Williams. *Gaussian Processes for Machine Learning*. The MIT Press, 2006.
- **683 684** Günter Rudolph. Finite Markov chain results in evolutionary computation: A tour d'horizon. *Fundamenta Informaticae*, 35(1-4):67–89, 1998.
- **686 687** Khushro Shahookar and Pinaki Mazumder. VLSI cell placement techniques. *ACM Computing Surveys*, 23(2):143–220, 1991.
	- Bobak Shahriari, Kevin Swersky, Ziyu Wang, Ryan P. Adams, and Nando de Freitas. Taking the human out of the loop: A review of Bayesian optimization. *Proceedings of the IEEE*, 104(1): 148–175, 2016.
- **691 692 693** Yunqi Shi, Ke Xue, Lei Song, and Chao Qian. Macro placement by wire-mask-guided black-box optimization. In *Advances in Neural Information Processing Systems 36*, New Orleans, LA, 2023.
- **694 695 696** Peter Spindler and Frank M Johannes. Fast and accurate routing demand estimation for efficient routability-driven placement. In *Proceedings of the 14th Conference on Design, Automation & Test in Europe*, pp. 1–6, Nice, France, 2007.
- **697 698 699 700** Niranjan Srinivas, Andreas Krause, Sham M. Kakade, and Matthias W. Seeger. Informationtheoretic regret bounds for Gaussian process optimization in the bandit setting. *IEEE Transactions on Information Theory*, 58(5):3250–3265, 2012.
- **701** Maolin Tang and Xin Yao. A memetic algorithm for VLSI floorplanning. *IEEE Transactions on Systems, Man, and Cybernetics*, 37(1):62–69, 2007.

A CHIPS STATISTICS

The detailed statistics of ISPD 2005 [\(Nam et al., 2005\)](#page-12-10) and ICCAD 2015 contest benchmarks [\(Kim](#page-11-3) [et al., 2015\)](#page-11-3) are listed in Table [6.](#page-14-1) For ISPD 2005, we use the number of macros specified in the dataset as our macros. For ICCAD 2015, since it does not specify macros, we define the largest 512 cells by area as macros.

762 763 764

Table 6: Detailed statistics of the chips.

780 781

782

B ADDITIONAL ANALYSIS

783 784 B.1 RUNTIME ANALYSIS

785 786 787 788 789 790 791 792 Due to differences in modeling approaches and optimization algorithms, the runtime varies significantly across different methods. Here, we present the average runtime for each round of different methods on adaptec3, as shown in Table [7.](#page-15-0) The fourth column of the table indicates the time taken for the algorithm search, while the fifth column shows the time taken for problem evaluation (all in seconds). It can be observed that the search duration of BO and ES is significantly longer than that of EA and SA. Additionally, the problem evaluation time for HPO is also longer than that of Grid and SP, as each run requires DREAMPlace to converge. For example, the GP evaluation time for GG is eight times that of the MP evaluation, which is due to the time overhead caused by placing many standards.

793 794 795

B.2 ADDITIONAL RESULTS

796 797 798 In this section, we provide additional experimental results, including the curves and tables for GP HPWL on ISPD 2005, the curves for MP HPWL and GP HPWL on ICCAD 2015, as well as the PPA metrics on the ICCAD 2015 benchmarks of the GG formulation.

799 800 801 802 803 As shown in Table [8,](#page-15-1) the formulation of HPO combined with four BBO algorithms achieved better results than the state-of-the-art RL methods, further demonstrating the potential of BBO for chip placement. In the experiments of PPA evaluation of the GG formulation, the performance of EA and ES is generally better than BO. This is because the search space of GG is larger than that of HPO, and vanilla BO cannot demonstrate its advantages within it, as shown in Table [9.](#page-16-0)

- **804**
- **805 806**
- **807**
- **808**
- **809**

⁷⁷⁷ 778 779

Table 8: GP HPWL values ($\times 10^7$) obtained by ten compared methods on ISPD 2005. Each result consists of the mean and standard deviation of five runs. The results of three RL methods are from [Geng et al.](#page-10-9) [\(2024\)](#page-10-9). The best and runner-up methods are bolded and underlined, respectively. The symbols '+', '-' indicate the result is almost equivalent and inferior to the best methods, respectively, according to the Wilcoxon rank-sum test with significance level 0.05.

Formulation	Algorithm	adaptec1	adaptec2	adaptec3	adaptec4	bigblue1	bigblue3	Average Rank
SP	SA	11.87 ± 0.28 -	$18.29 + 0.19$	$31.51 + 0.31 -$	33.50 ± 0.32 -	$11.54 + 0.12$	$58.34 + 0.96$	12
	EA	11.41 ± 0.18	17.37 ± 0.26 -	30.00 ± 0.36 -	33.47 ± 0.25 -	11.31 ± 0.11 -	51.98 ± 1.62 -	10.83
	SA	$8.93 + 0.09 -$	$12.08 + 0.50 -$	$20.30 + 0.47$	$21.62 + 0.26$	$9.42 + 0.06 -$	$45.09 + 0.99$ -	7.33
GG	EA	$8.49 + 0.08 -$	11.05 ± 0.26	18.45 ± 0.23 -	19.80 ± 0.73 -	$9.29 + 0.05$	$40.43 + 0.57$ -	6
	ES	$9.33 + 0.36 -$	$13.39 + 0.58$ -	$21.85 + 1.24$	$23.01 + 0.35$	$9.70 + 0.15$ -	$47.31 + 2.21$	9.17
	BO	9.01 ± 0.20 -	12.36 ± 0.48 -	20.16 ± 0.27 -	21.44 ± 0.35 -	9.45 ± 0.03 -	45.45 ± 1.31 -	7.67
	SA	$6.10 + 0.06 +$	$6.95 + 0.12 +$	$12.84 + 0.10 -$	$12.32 + 0.09 -$	$8.10 \pm 0.05 +$	$25.36 + 0.77$ -	2.83
HPO	EA	$6.05 + 0.03 +$	$6.82 + 0.08 +$	$12.73 \pm 0.11 +$	$12.12 + 0.08 +$	$8.06 + 0.03 +$	$24.09 + 0.19 +$	1.17
	ES	$6.09 \pm 0.03 +$	$6.87 \pm 0.14 +$	$12.63 \pm 0.08 +$	$12.21 \pm 0.04 +$	8.11 ± 0.03 -	$24.72 \pm 0.60 +$	$\mathcal{D}_{\mathcal{A}}$
	BO.	6.30 ± 0.13 -	7.38 ± 0.20 -	13.01 ± 0.10 -	12.54 ± 0.27 -	$8.19 \pm 0.13 +$	25.71 ± 0.48 -	4
RL	MaskPlace	$10.86 + 0.18$	$12.98 + 0.58$	$26.14 + 0.07 -$	$26.14 + 0.07 -$	$10.64 + 0.01$.	$54.98 + 1.06 -$	10
	EfficientPlace	7.20 ± 0.12 -	9.20 ± 0.61 -	16.49 ± 1.07 -	14.70 ± 0.25 -	8.67 ± 0.10 -	28.48 ± 0.96 -	5

862 863

866

867

868

869 870

871

872 873 874

Table 9: Results of PPA metrics on the ICCAD 2015 benchmarks of GG formulation. The best and runner-up methods are bolded and underlined, respectively.

Benchmark	Formulation	Algorithm	rWL	$rO-H$	$rO-V$	WNS	TNS	NVP
		SA	232.36	73.02	18.60	-215.64	-3.80	2.00
superblue1	GG	EA	200.27	62.09	13.62	-252.24	-2.77	1.65
		ES	230.76	79.85	14.95	-195.93	-4.09	2.58
		BO	208.06	59.27	15.49	-117.33	-3.47	2.02
		SA	262.31	84.39	10.62	-335.84	-3.70	1.57
superblue3	GG	EA	252.81	76.91	11.60	-319.70	-3.41	1.42
		ES	287.73	100.20	14.18	-317.70	-4.00	1.88
		BO	266.91	87.62	15.18	-210.21	-3.28	1.62
		SA	164.24	59.78	16.66	-107.02	-2.58	1.88
superblue4	GG	EA	160.86	65.42	12.21	-130.37	-2.57	1.54
		ES	158.55	18.31	1.73	-120.85	-2.72	1.85
		BO	160.68	60.89	19.26	-109.85	-2.93	2.02
		SA	345.06	30.07	4.23	-299.39	-4.06	2.15
superblue5	GG	EA	314.06	23.76	4.59	-203.24	-2.65	1.67
		ES	341.08	61.36	26.29	-160.25	-3.09	1.77
		BO	349.53	78.17	26.78	-203.06	-4.11	1.83
		SA	287.55	15.90	3.56	-155.82	-3.55	4.44
superblue7	GG	EA	278.62	16.07	2.47	-122.20	-3.11	3.89
		ES	293.16	16.62	3.68	-154.61	-4.24	4.77
		BO	293.97	21.70	3.95	-122.84	-4.46	4.58
		SA	391.36	10.60	2.57	-254.81	-10.20	2.01
superblue10	GG	EA	407.56	18.43	2.81	-261.34	-10.90	2.19
		ES	427.12	24.54	4.73	-262.63	-11.40	2.09
		BO	409.09	65.79	25.29	-267.00	-11.00	2.27
		SA	172.28	76.31	9.91	-119.06	-3.03	2.91
superblue16	GG	EA	164.63	62.06	11.62	-60.48	-2.79	2.90
		ES	163.74	65.02	17.92	-83.78	-3.38	2.74
		BO	184.66	87.94	11.95	-69.18	-3.36	2.91
		SA	93.70	10.98	1.64	-51.74	-1.23	1.42
superblue18	GG	EA	89.28	9.18	0.81	-40.34	-0.66	1.43
		ES	62.05	0.28	0.06	-52.66	-0.56	1.16
		BO	96.70	14.93	1.09	-70.01	-0.79	1.43

910

911

912

913 914

915

916

Figure 4: MP HPWL vs. number of evaluations of different methods on ICCAD 2015.

B.3 VISUALIZATION ANALYSIS

In this section, we present the visualization results of different methods on ICCAD 2015. Our proposed BBOPlace-Bench provides a convenient visualization interface that helps users unfamiliar with the chip placement to understand the output results of their BBO algorithms.

-
-
-
-
-
-

Figure 5: GP HPWL vs. number of evaluations of different methods on ICCAD 2015.

