# REFORMER: A DEEP LEARNING MODEL FOR RUN TIME SELECTION OF CONVOLUTION KERNELS

Anonymous authors

Paper under double-blind review

#### Abstract

As neural networks grow larger, optimizing GPU kernel selection becomes increasingly essential to minimizing the time, cost, and energy demands of model training and inference. Current methods rely on hand-written rules-based heuristics, which often yield suboptimal performance, are labor-intensive to develop, and are difficult to adapt across hardware architectures and firmware releases. In this paper, we frame kernel selection as a sequence classification problem solved on the CPU, thereby leaving GPU resources free for user training and inference tasks. Traditional transformers are less effective in this context because CPU deployment limits the advantages of parallelism in attention mechanisms. In this regard, we propose the  $\Gamma$ -block, which performs only three matmul operations compared to the six required by a transformer block, while maintaining the same depth in terms of learnable layers. Our experiments on the IMDB and Reuters datasets demonstrate that a small model based on the  $\Gamma$ -block delivers comparable sequence classification accuracy to a similar model based on transformer blocks, while also providing faster inference times on the CPU. By stacking multiple  $\Gamma$ blocks, we develop a lightweight model for kernel selection, named *Reformer*. To train the model, we propose a novel approach that assigns optimality probabilities to kernels based on their runtimes, offering a more robust alternative to one-hot probabilities. We demonstrate the effectiveness of Reformer by integrating it into MIOpen for convolution kernel selection, achieving an average speed-up of approximately 3x in convolution operations on the AMD Instinct<sup>TM</sup> MI100 GPU.

031 032

033

004

010 011

012

013

014

015

016

017

018

019

021

023

025

026

027

028

029

### 1 INTRODUCTION

Over the last decade, neural network sizes and data set sizes have had a reinforcing relationship: as more data has become available, models have been enlarged to better learn from it, and concurrently, larger models have driven the collection of more data to fully harness their potential. This feedback loop has led to exponential growth in model sizes over time (Figure 1), resulting in a significant increase in the compute and energy requirements (Strubell et al., 2020; Patterson et al., 2022; Dodge et al., 2022) for training and deploying these models. Although researchers have worked to scale down neural networks to reduce their compute footprint (Hinton et al., 2015; Cheng et al., 2017; Micikevicius et al., 2017), recent findings suggest that large neural networks are not merely a passing trend but a key element of high-performing machine learning systems (Bubeck & Sellke, 2021).

043 To meet the increasing compute demands of large models, researchers from both academia and in-044 dustry have been actively developing solutions. On the hardware front, these efforts have led to improvements in GPU architectures (AMD, 2021; Nvidia, 2020) and the introduction of advanced 045 AI accelerators (Jouppi et al., 2023; Keller et al., 2022). On the software side, research endeavors have focused on developing computationally-efficient, hardware-optimized kernels<sup>1</sup> for common 047 machine learning operations. However, since these kernels are hardware-specific and their perfor-048 mance varies across the problem space in a highly discontinuous and non-linear fashion, choosing the optimal kernel for any given problem is a non-trivial task. Brute-force approaches are generally impractical in this regard. Exhaustively searching the problem space and benchmarking all 051 applicable kernels to determine the best one leads to combinatorial complexity, determined by the

<sup>&</sup>lt;sup>1</sup>In this article, the word "kernel" refers to a *compute kernel* (also known as a *GPU kernel*). To avoid ambiguity, we will refrain from using the term "kernel" to refer to the filter of a convolution operation.

087

090

092

093

094

095

096

098

099

100

101



Figure 1: A illustrates the growth in the number of floating-point operations (FLOPs) required for training deep models, starting from the inception of AlexNet (Krizhevsky et al., 2012). B depicts the corresponding increase in training costs (USD – 2020). C and D show the same trends but specifically for computer vision models. The data used in this analysis is sourced from Sevilla et al. (2022).

number of features describing both the operation and the operands, as well as the total number of
available kernels. <sup>2</sup> While hand-written heuristic rules have shown some success in optimizing kernel selection, they are imperfect and their design requires significant time and effort from hardware
experts and kernel writers. Moreover, such heuristics need to be manually adjusted or written anew
for each new GPU architecture or firmware release. Given the rapid advancements in AI hardware
and frequent firmware updates aimed at supporting the continuously evolving AI technologies, this
approach introduces additional complications and delays, increasing the cost and complexity of the
release process.

078 In this paper, we frame the kernel selection problem as a sequence classification task, where a se-079 quence describing a mathematical operation and its operands needs to be mapped to the fastest kernel. This makes the problem suitable for attention-based sequence processing models, such as 081 transformers (Vaswani et al., 2017). However, it is essential that any model for kernel selection be 082 deployed on the CPU to avoid using GPU resources that are meant for user training and inference 083 workloads. This constraint limits the effectiveness of transformer models, as their parallelism, es-084 pecially in attention mechanisms, cannot be fully exploited on a CPU. As a result, the inference 085 latency of a transformer-based model for kernel selection on a CPU can undermine the advantages gained from optimizing kernel selection. To this end, the contributions of our paper are as follows:

- 1. We present  $\Gamma$ -block, an alternative to transformer block with lesser operations. Our experiments on the IMDB and Reuters text classification tasks demonstrate that substituting the conventional transformer block with a  $\Gamma$ -block considerably reduces inference time while preserving comparable accuracy in smaller models. Additionally, we observe a substantial decrease in training time, which is particularly important given the frequent retraining required for kernel selection models in response to continuous firmware and hardware updates.
  - 2. Using  $\Gamma$ -blocks, we propose a powerful yet lightweight model for kernel selection, named the *Reformer*. To train Reformer to predict the optimal kernel, we present a novel approach that assigns optimality probabilities based on kernel runtimes, as opposed to using one-hot probabilities that are highly sensitive to noise in runtime measurements.
  - 3. We demonstrate Reformer's efficacy by deploying it to optimize convolution kernel selection in MIOpen (Khan et al., 2019), AMD's open-source library of high-performance compute kernels for machine learning operations. Our results on the AMD Instinct<sup>™</sup> MI100

 <sup>&</sup>lt;sup>2</sup>For example, convolution operations are defined by features such as padding size, stride length, and dilation, and they involve tensors as operands, which are themselves characterized by multiple features, such as dimensionality, data types, and layouts. In addition, numerous algorithms exist for computing convolutions, each of which may be implemented using a range of optimized GPU kernels, whose performance depends heavily on the underlying hardware. Given all these variables, performing an exhaustive search over all possible convolution configurations to identify the optimal kernel for each problem configuration and hardware setup is impractical. And even if it were practical, the memory footprint of the mapping from convolution problems to best kernels would make this approach inefficient.

108<br/>109GPU show that the Reformer model outperforms MIOpen's hand-written heuristics, speed-<br/>ing up convolution operations by at least threefold. Furthermore, it streamlines and acceler-<br/>ates the release process for AI hardware and software, since training a neural network with<br/>automatic procedures like gradient descent is significantly less labor-intensive compared to<br/>manually writing and calibrating hand-tuned heuristics.

4. Deep learning's success is heavily owed to the efficiency enabled by GPUs. As the field advances, it's crucial to maintain this efficiency in GPU-accelerated AI computing. While significant contributions have been made by kernel designers towards this goal, our research showcases the alternative pathway: using deep learning methods to optimize deep learning hardware, which directly involves the deep learning community itself in GPU optimization.

This paper is structured as follows: Section 2 provides an overview of the kernel selection problem. Section 3 introduces the Reformer model, constructed using  $\Gamma$ -blocks, and demonstrates its performance on the IMDB and Reuters text classification datasets. In Section 4, we apply the Reformer model to optimize convolution kernel selection within MIOpen, presenting a novel method for estimating the likelihood of a kernel being optimal based on runtime data, followed by our results. Finally, Section 5 concludes with a brief review of related literature on kernel optimization, as well as works on transformers and ResNets, both of which share design similarities with our model.

125 126 127

128

113

114

115

116

117

118

## 2 BACKGROUND

Deep learning frameworks, such as PyTorch (Paszke et al., 2019) and Tensorflow (Abadi et al., 2016), represent neural networks as dataflow graphs, with each node corresponding to a specific mathematical operation, such as convolution, matmul, or softmax. These high-level operations are subsequently compiled into hardware-specific high-performance primitives, known as *kernels*, for GPU-accelerated computation. To achieve this, frameworks rely on kernel libraries, such as MIOpen (Khan et al., 2019), an open-source kernel library from AMD, and cuDNN (Chetlur et al., 2014), Nvidia's kernel library specific to Nvidia GPUs.

In this paper, we focus specifically on optimizing kernel selection for convolution operations, though 136 the proposed model is general and can be deployed to optimize any operation. Both MIOpen and 137 cuDNN offer a range of highly optimized kernels for convolution operations, which serve as the 138 backbone of Convolutional Neural Networks (CNNs). CNNs have been at the forefront of many 139 breakthroughs in computer vision (Lecun et al., 1998; Krizhevsky et al., 2012; Simonyan & Zisser-140 man, 2014; Szegedy et al., 2015; He et al., 2016), primarily because convolution naturally encodes 141 the spatial equivariance bias which facilitates the learning of general purpose visual representations 142 Raghu et al. (2021). Therefore, despite the recent introduction of transformers (Vaswani et al., 143 2017) to the vision world (Dosovitskiy et al., 2020), CNNs continue to maintain a critical position 144 in this domain, either on their own or as extensions to vision transformers (Dai et al., 2021; Xiao 145 et al., 2021; Wu et al., 2021; Graham et al., 2021). Thus, improving the computational efficiency of CNNs can reduce the time and cost of training computer vision models while also enhancing 146 energy efficiency and reducing the carbon footprint of data centers used for hosting, training, and 147 serving deep learning models (Strubell et al., 2020; Patterson et al., 2022; Dodge et al., 2022). Be-148 yond this, compute-efficient CNNs can also improve the inference speed and memory footprint of 149 vision models deployed on edge devices, thus facilitating the adoption of deep neural networks in 150 resource-constrained applications, such as robotics, smartphones, and IoT (Canziani et al., 2016). 151

Since convolutions are one of the primary operations in a CNN, the computational efficiency, evaluation time, and energy consumption of a CNN – both during training and inference – are heavily influenced by the kernels provided by the underlying kernel library for these operations. In particular, MIOpen employs hand-written rule-based heuristics specific to each GPU skew and firmware version to determine the most suitable kernel to serve from its pool.<sup>3</sup> However, these heuristics are imperfect, thus often leading to MIOpen serving suboptimal kernels to the upstream library, slowing down convolution operations. Since these suboptimal kernels may be invoked tens of thousands of

- 100
- <sup>3</sup>MIOpen also maintains a small internal lookup table, referred to as FindDB, which catalogs "common" convolution problems and their corresponding fastest kernels, derived through exaustive benchmarking (Khan et al., 2019). For a given convolution problem, MIOpen first checks FindDB; if a match is found, it retrieves the kernel from the table. Otherwise, MIOpen uses heuristics to select a kernel.



Figure 2: Wireframe diagrams of the transformer block (A) from Vaswani et al. (2017) and the 183  $\Gamma$ -block (**B**) proposed in this paper. Both blocks process input through nonlinear and linear pathways, subsequently combining and further processing the outputs of these pathways. The  $\Gamma$ -block 185 is designed to have fewer operations and a narrower structure compared to the transformer block. 186 Specifically, the  $\Gamma$ -block includes half as many matrix multiplications (matmuls) as the transformer 187 block (3 versus 6), while maintaining the same depth in terms of learnable layers (2 versus 2). Ad-188 ditionally, the transformer block features six elementwise ( $\mathcal{O}(n)$ ) operations (two nonlinearities, two 189 norms, and two additions), whereas the  $\Gamma$ -block includes only three to four such operations (one 190 nonlinearity, one norm, and one to two additions, depending on the presence of a skip connection). 191

194

195

196

197

199 200

201 202

203

204 205

206

207

208

times during training and potentially millions of times when the model is served, this accumulated latency can cause significant slowdowns, increased costs, and higher energy consumption. Moreover, maintaining hand-tuned heuristics is both time-consuming and error-prone, as these heuristics must be manually designed and adjusted by experts whenever new hardware or firmware updates are released. In this paper, we present the *Reformer* neural network, which we show can address all of these concerns: it is not only significantly more accurate than hand-tuned heuristics but can also readily be adapted across different hardware architectures and firmware releases.

#### 3 **REFORMER MODEL**

We define a reformer model as a composition of  $\Gamma$ -blocks. That is, a reformer model  $\Gamma : \mathbb{R}^d \to \mathbb{R}^C$  of depth L is a transformation defined as<sup>4</sup>

$$\Gamma(x) = \Xi \left( \Gamma_L \left( \dots \Gamma_2 \left( \Gamma_1(\Upsilon(x)) \right) \dots \right) \right),$$

where  $\Gamma_{\ell} : \mathbb{R}^{d_{\ell-1}} \to \mathbb{R}^{d_{\ell}}$ , for  $\ell = 1, \ldots, L$ , denotes a  $\Gamma$ -block,  $\Upsilon : \mathbb{R}^{d} \to \mathbb{R}^{d_{0}}$  represents an initial transformation on the input x, and  $\Xi : \mathbb{R}^{d_{L}} \to \mathbb{R}^{C}$  denotes a transformation on the output of the final  $\Gamma$ -block,  $\Gamma_{L}$ . Denoting  $\mathbb{R}^{d_{0}} \ni x_{0} = \Upsilon(x)$ , we define the  $\Gamma$ -blocks  $\Gamma_{\ell}$  as:

$$\Gamma_{\ell}(x_{\ell-1}) = (A_1)_{\ell} x_{\ell-1} + (b_1)_{\ell} + (A_3)_{\ell} \mathcal{T}_{\ell}(x_{\ell-1}) + (b_3)_{\ell} := x_{\ell}.$$
 (1)

209 210 211

215

Here  $(A_1)_{\ell} \in \mathbb{R}^{d_{\ell-1} \times d_{\ell}}, (b_1)_{\ell} \in \mathbb{R}^{d_{\ell}}, (A_3)_{\ell} \in \mathbb{R}^{d'_{\ell} \times d_{\ell}}, \text{ and } (b_3)_{\ell} \in \mathbb{R}^{d_{\ell}}$  are learnable parameters of the layer, and  $\mathcal{T}_{\ell} : \mathbb{R}^{d_{\ell-1}} \to \mathbb{R}^{d'_{\ell}}$  denotes a fully-connected network, consisting of ReLU, normalization (batchnorm or layernorm) and dropout. Figure 2 shows a comparison of the transformer

<sup>&</sup>lt;sup>4</sup>In the context of the kernel selection problem, d corresponds to the number of features that characterize an operation and its operands, while C represents the number of kernels available for that operation in the library.



247

Figure 3: A shows the architecture of the proposed Reformer model for convolution kernel selection 248 in MIOpen. At the heart of the network are three  $\Gamma$ -blocks –  $\Gamma_1$ ,  $\Gamma_2$  and  $\Gamma_3$  – where the size of 249 each block  $\Gamma_{\ell}$  is controlled by two attributes:  $d'_{\ell}$  and  $d_{\ell}$ . Each  $\Gamma$ -block  $\Gamma_{\ell}$  features two pathways 250 that independently process the input to the layer,  $x_{\ell-1}$ , as shown in **B**. The pathway to the right 251 (shaded cyan) processes the input through a feedforward network followed by an affine mapping, and the other pathway (shaded blue) allows the input signal to flow unhindered except for an affine 253 projection. The outputs of these pathways are then combined element-wise and passed through 254 a ReLU activation function. Although the  $\Gamma$ -block architecture resembles blocks used in ResNet 255 variants, its original inspiration was the transformer block, with the goal of simplifying it for CPU compute. 256

- 257
- 258
- 259

260 block from Vaswani et al. (2017) to the  $\Gamma$ -block. It can be seen that the  $\Gamma$ -block is narrower, with 261 half the number of matmul operations as the transformer block, while being equally deep in terms 262 of the number of learnable layers. Moreover, the  $\Gamma$ -block entails fewer element-wise operations. 263 However, at a higher level, one can see that both the  $\Gamma$ -block and the transformer block share a 264 similar structure: they each generate independent nonlinear and linear representations of the input, 265 combine these representations, and then process the combined output. This process is detailed in Figure 3(B) for the  $\Gamma$ -block. The cyan-shaded pathway projects the input  $x_{\ell-1} \in \mathbb{R}^{d_{\ell-1}}$  onto a 266 nonlinear manifold in  $\mathbb{R}^{d'_{\ell}}$  defined by  $\mathcal{T}_{\ell}$ , which is described in  $\mathbb{R}^{d_{\ell}}$  through an affine map defined 267 by  $(A_3)_{\ell}$ , and  $(b_3)_{\ell}$ . The blue-shaded pathway, on the other hand, uses an affine map defined by 268  $(A_1)_{\ell}$ , and  $(b_1)_{\ell}$  to directly describe the input in  $\mathbb{R}^{d_{\ell}}$ , without utilizing an intermediate nonlinear 269 representation. These two representations are additively combined, and subsequently ReLU-ed.



Figure 4: A small text classification model inspired from the transformer architecture. The unnamed block can be either the transformer block or  $\Gamma$ -block. The model's performance on the IMDB and Reuters datasets in both scenarios is provided in Table 1.

Table 1: Comparison of the Γ-block and transformer block performances on the IMDB and Reuters text classification datasets. The full model architecture is illustrated in Figure 4. All tests were conducted on an Intel®Core<sup>™</sup> i7-6700K CPU.

		IMDB	Reuters
Γ-Block (Ours)	Train Accuracy Test Accuracy Training Time Inference Time	99.99% 87.07% 9.28 sec/epoch 12.04 sec	94.32% 75.96% 2.99 sec/epoch 12.27 sec
Transformer Block	Train Accuracy Test Accuracy Training Time Inference Time	100% 87.14% 23.05 sec/epoch 15.19 sec	96.04% 76.24% 7.31 sec/epoch 15.32 sec

#### 3.1 CASE STUDY: TEXT CLASSIFICATION

We present a case study on the IMDB and Reuters text classification datasets to demonstrate the  $\Gamma$ -block's performance and compare it to that of the transformer block. To ensure a level playing field for a direct model comparison, we design a small model inspired by the transformer model, as shown in Figure 4, that can be instantiated with either a transformer block or  $\Gamma$ -block. Our findings, summarized in Table 1, show that the model utilizing the  $\Gamma$ -block achieves comparable accuracy to its transformer block counterpart while being significantly faster to train and having a considerably lower inference time.

It is important to note that these experiments were conducted using a small model. While results may vary for larger model sizes, we intentionally chose a smaller size to align with the scale suitable for deployment in a kernel selection application. Kernel selection takes place at the lowest level of the deep learning stack, where minimizing resource consumption is essential in order to maximize the amount of resources available to upstream libraries.

309 310

270

277

278

279 280

284

287

289

291 292 293

295

296

Table 2: Example of a convolution problem with six applicable kernels, labeled A through F for readability. Kernel E is identified as optimal, with a runtime of 0.0036 ms. The table also illustrates various methods for assigning probabilities to these kernels, indicating their likelihood of being optimal. This demonstrates the various ways that kernel selection can be formulated as a classification problem aimed at predicting the label of the optimal kernel.

	Kernel	One-hot	Softmax	Ratio-preserving
	Runtime	Probability	Probability	Probability (ours)
Kernel A	$0.0136\mathrm{ms}$	0	0.19048	0.17384
Kernel B	$0.0507\mathrm{ms}$	0	0.18354	0.04645
Kernel C	$0.0282\mathrm{ms}$	0	0.18772	0.08358
Kernel D	$0.0573\mathrm{ms}$	0	0.18233	0.04112
Kernel E	$0.0036\mathrm{ms}$	1	0.19239	0.65290
Kernel F	$1.1114\mathrm{ms}$	0	0.06354	0.00212

#### 4 CONVOLUTION KERNEL SELECTION

324 325 326

We show our particular instantiation of the Re-327 former architecture for convolution kernel selec-328 tion in Figure 3(A). We use three  $\Gamma$ -blocks, i.e., 329 L = 3, and we choose  $\Upsilon$  to be z-score normaliza-330 tion and  $\Xi$  to be a learnable linear layer defined as 331  $\Xi(x_L) = \sigma (A_f(x_L) + b_f)$ , where  $\sigma$  is the softmax 332 function. These simple choices for  $\Upsilon$  and  $\Xi$  were 333 made to keep the model's compute footprint low. 334 Although more complex layers, such as an input embedding for  $\Upsilon$ , yielded marginal improvements 335 in accuracy, they came at the cost of increased in-336 ference time, ultimately negating the benefits of ac-337 curacy improvement. We interpret the model's out-338 put,  $\mathbb{R}^C \ni y := \Gamma(x)$ , as a "probability distribu-339 tion" over the kernels, where  $y_i$  indicates the likeli-340 hood that the *i*-th kernel is optimal for solving the 341 convolution problem with features x. 342

- We treat kernel selection as a classification task, 343 where the objective is to identify the label of the 344 optimal kernel from a set of candidates. Typically, 345 classification models are trained to generate a one-346 hot distribution, concentrating all probability mass 347 on the correct class (which in this case would be the 348 label of the optimal kernel) and treating all other 349 classes as equally undesirable. However, this mod-350 eling assumption oversimplifies the problem of ker-351 nel selection. For instance, consider a convolution 352 problem that can be solved by six different kernels, 353 with runtimes listed in Table 2. Kernel E, with the shortest runtime, is clearly the optimal choice. 354 However, not all other kernels are equally undesir-355 able; some are significantly less desirable than oth-356 ers. For instance, Kernel F is considerably slower 357 than Kernel A and is thus much less preferable. 358 This distinction becomes crucial in cases where two 359 kernels have nearly identical performance on a set 360 of problems, and random noise causes one kernel 361 to appear optimal in some of the problems and the 362 other to appear optimal in others. Assigning onehot probabilities can mask the fact that the two ker-363 nels are actually close in performance and either 364 may be regarded as optimal.
- 366 One can find a better prior, capturing kernel rank-367 ings as a continuous function of their runtimes, 368 by applying softmax on the runtimes, as shown in Table 2. However, this yields probabilities re-369 lated to the kernel runtimes on a logarithmic scale 370 (because of the exponentiation operation involved 371 in softmax), which can often be undesirable, giv-372 ing two kernels with significantly different perfor-373 mance similar probability weights. For example, in 374



Figure 5: Performance comparison between the Reformer model (red) and hand-written rules-based heuristics (blue) for convolution kernel selection on the AMD Instinct<sup>TM</sup> MI100 GPU. The x-axis represents unique convolution problems, and the y-axis shows the runtime (in microseconds) for each kernel.

Table 2, Kernel E and Kernel D have very similar softmax-assigned probabilities even though Kernel E is about 16 times faster than Kernel D.

To address this, we propose a novel approach to convert kernel runtimes into probabilities that follow the ratios between kernel runtimes. Given a vector t of all kernel runtimes for a problem, we compute

probabilities p as follows:

381

391 392 393

$$p_i = \frac{1}{\sum_{k=1}^C \max(t)/t_k} \left(\frac{\max(t)}{t_i}\right).5$$

Here, C is the number of kernels available in the library, where we take  $t_i = \infty$  if the *i*-th kernel is not applicable to the problem. This ensures that  $p_j/p_i = t_i/t_j$ , meaning if the *i*-th kernel is  $\beta$ times faster than the *j*-th kernel, then  $p_i$  will be  $\beta$  times lower than  $p_j$ . For example, using this method, Kernel D is assigned a probability mass about 16 times lower than Kernel E, inline with their runtimes.

We use the probabilities p as the ground-truth to train our Reformer model for kernel selection. Specifically, we define the loss function as the cross-entropy between p and the predicted distribution y output by the Reformer model:

$$\mathcal{L}(x) = H(p, y) = -\sum_{i=1}^{C} p_i \log y_i.$$

To generate the training/testing dataset, we used a collection of 500,000 convolution problems curated internally at AMD for the purposes of tuning and QA testing. For each of these convolution problems, we evaluated every applicable kernel inside MIOpen on the AMD Instinct<sup>™</sup> MI100 GPU, and created a dataset mapping convolution problems to optimal kernels. We subsequently split this dataset into an 80% training set and a 20% test set.

We note that our data collection process en-399 countered some noise due to distributed bench-400 marking across machines in different locations. 401 Despite ensuring that all machines had identical 402 hardware and software environments, perfect 403 consistency could not be guaranteed. More-404 over, minor variations in external factors, such 405 as ambient temperature around the machines, 406 along with other sources of random machine 407 noise, also introduced some inconsistencies 408 into the dataset. Nonetheless, we trained the 409 Reformer model on this dataset, achieving an overall test accuracy of 91.7% in predicting 410 the optimal kernel. For comparison, we also 411 trained an off-the-shelf ResNet18 model on the 412 same dataset. Despite being much larger in 413 size, it achieved only a marginally higher test 414 accuracy of 92.1%. 415

Figure 5 illustrates the Reformer model's performance on 100 different convolution problems in all three directions: Forward (FWD), Backward (BWD), and Backward with Weights (WRW). These problems were proposed by an



Figure 6: Comparison of the Reformer model (red) and MIOpen's hand-tuned heuristics (blue) for kernel selection across 100 different convolution problems, averaged over FWD, BWD, and WRW directions.

engineer with no prior knowledge or involvement in this study, making them effectively out-ofdistribution for the model. Despite this, the Reformer model's predicted kernels demonstrated significant efficiency gains over the heuristics in MIOpen. Specifically, the Reformer model was 3.40
times faster in the FWD direction, 1.51 times faster in the BWD direction, and 5.46 times faster
in the WRW direction compared to the heuristics in MIOpen on the AMD Instinct<sup>™</sup> MI100 GPU.
Overall, as shown in Figure 6, integrating the Reformer model for convolution kernel selection into
MIOpen led to an average speedup of approximately 3x across all convolution directions.

This particular instantiation of the Reformer model contains 80,978 parameters, requiring only about 160 kB of memory when stored in FP16 precision, with potential further reductions through quantization. Its inference time on the CPU clocks at about 49 µs, which is typically much shorter than the runtime of the slowest kernel for most convolution problems. Importantly, this inference is only

<sup>&</sup>lt;sup>5</sup>It is straightforward to show that the expression for  $p_i$  adheres to the Kolmogorov Axioms for  $t_i > 0$ .

needed during the initial pass of a deep learning model to identify the optimal kernels. Once identified, these kernels are cached and the Reformer model is unloaded from memory. For all subsequent passes – which can range from tens of thousands during training to millions when a deep learning model is deployed – the kernels are simply retrieved from the cache. Consequently, the inference time of the Reformer model becomes essentially negligible when amortized over thousands, if not millions, of runs of a deep learning model. Moreover, the memory footprint is also significantly reduced after the first run, as the model is unloaded from memory and replaced by a cache/dictionary.

439 It is worth reiterating here that the Reformer model is not just considerably more accurate but also 440 more scalable than rules-based heuristics. In contrast to hand-written rules, which may require ex-441 tensive revisions for new firmware releases and complete rewrites by experts for new GPU releases, 442 the Reformer model can be easily deployed and updated using automated routines. It simply takes benchmarking a set of convolution problems on the new hardware and/or firmware<sup>6</sup> and training the 443 model on the resulting dataset using the gradient descent algorithm. Because of this automation, the 444 Reformer-based kernel selection is also less error-prone and more consistent, as illustrated by Figure 445 6, which shows significantly more performance spikes and variation when kernels are chosen using 446 rule-based heuristics despite the considerable effort put into their design by kernel developers and 447 QA teams. 448

449 450

451

## 5 RELEVANT WORK

## 452 5.1 KERNEL OPTIMIZATION

453 Previous work on optimizing the performance of compute kernels has mostly concerned itself with 454 methods for tuning/optimizing kernel parameters (Guerreiro et al., 2015; Lloyd et al., 2018; Gale 455 et al., 2020; Bhaskaracharya et al., 2020). Additionally, the problem of kernel scheduling has also 456 received some attention. For instance, Shekofteh et al. (2019) propose a method to select kernels 457 based on whether they are compute-bound or memory-bound in order to optimize concurrent ker-458 nel scheduling on modern GPUs. Ahmed et al. (2022) propose a machine learning approach for 459 selecting the best kernels to fuse together so as to maximize GPU utilization. The work of Jeon 460 et al. (2022) presents a system for selecting the optimal backend to pick a kernel for deep learning 461 operations. Some other relevant works include: Oyama et al. (2018), Liu et al. (2021a), Xiao et al. (2020), and the review article on parallel deep learning by Ben-Nun & Hoefler (2019). However, 462 while these works share overlapping themes with our research, to the best of our knowledge, none 463 of them specifically address the problem of mapping high-level deep learning operations to fastest 464 GPU kernels from a pool of kernels, particularly using deep learning methods. 465

466

## 5.2 RESIDUAL NETWORKS

Deep Residual Networks (ResNets), introduced by He et al. (2016), pioneered the use of *skip connections*, which have since become a common fixture in neural network architectures. Despite its design inspiration from Transformers, the Reformer model also shares some architectural similarities with ResNets, including skip connections. However, unlike ResNets, the Reformer features skip connections only between blocks rather than within them. Additionally, whereas ResNets use convolutional layers within their blocks, the Reformer model employs fully connected layers similar to those in attention modules of Transformers.

475 476

477

## 5.3 TRANSFORMERS

Introduced as a machine translation model by Vaswani et al. (2017), the transformer architecture has
since seen wide success in other applications of deep learning as well (Devlin et al., 2018; Carion et al., 2020; Dosovitskiy et al., 2020). However, the necessity of the core architectural element of
the transformer model – the powerful yet compute-expensive self-attention mechanism – has since
been brought to question. Recent works have replaced the attention blocks with units composed of

 <sup>&</sup>lt;sup>6</sup>Kernel benchmarking for data collection can be streamlined using a tool like MITuna, an open-source
 library developed at AMD that enables kernel benchmarking to be configured and monitored through user friendly Jenkins pipelines, with the ability to distribute tasks via SLURM across multiple machines that meet
 hardware requirements, while automatically setting up the necessary software environment.

MLPs, and achieved comparable performance (Liu et al., 2021b; Tolstikhin et al., 2021). Our work
 also aligns with these works, but our architecture is optimized specifically for CPU deployment.
 Furthermore, while many of these existing architectures were developed for language modeling
 tasks, our architecture is designed specifically for the task of kernel selection.

## 492 REFERENCES

490 491

504

505

516

526

527

528

- Martín Abadi, Paul Barham, Jianmin Chen, Zhifeng Chen, Andy Davis, Jeffrey Dean, Matthieu
   Devin, Sanjay Ghemawat, Geoffrey Irving, Michael Isard, et al. TensorFlow: A System for
   Large-Scale Machine Learning. In *12th USENIX symposium on operating systems design and implementation (OSDI 16)*, pp. 265–283, 2016.
- 497 Usman Ahmed, Jerry Chun-Wei Lin, and Gautam Srivastava. A ML-based resource 498 utilization OpenCL GPU-kernel fusion model. Informat-Sustainable Computing: 499 ics and Systems, 35:100683, 2022. ISSN 2210-5379. https://doi.org/10.1016/ doi: 500 j.suscom.2022.100683. URL https://www.sciencedirect.com/science/article/ 501 pii/S2210537922000245. 502
  - AMD. Introducing AMD CDNA<sup>™</sup> 2 Architecture: Propelling humanity's foremost research with the world's most powerful HPC and AI accelerator. Technical report, Advanced Micro Devices, Inc., 2021.
- Tal Ben-Nun and Torsten Hoefler. Demystifying parallel and distributed deep learning: An in-depth concurrency analysis. *ACM Computing Surveys (CSUR)*, 52(4):1–43, 2019.
- Somashekaracharya G Bhaskaracharya, Julien Demouth, and Vinod Grover. Automatic kernel generation for volta tensor cores. *arXiv preprint arXiv:2006.12645*, 2020.
- Sébastien Bubeck and Mark Sellke. A universal law of robustness via isoperimetry. Advances in Neural Information Processing Systems, 34:28811–28822, 2021.
- Alfredo Canziani, Adam Paszke, and Eugenio Culurciello. An analysis of deep neural network
   models for practical applications. *arXiv preprint arXiv:1605.07678*, 2016.
- Nicolas Carion, Francisco Massa, Gabriel Synnaeve, Nicolas Usunier, Alexander Kirillov, and
   Sergey Zagoruyko. End-to-end object detection with transformers. In *European conference on computer vision*, pp. 213–229. Springer, 2020.
- Yu Cheng, Duo Wang, Pan Zhou, and Tao Zhang. A survey of model compression and acceleration for deep neural networks. *arXiv preprint arXiv:1710.09282*, 2017.
- Sharan Chetlur, Cliff Woolley, Philippe Vandermersch, Jonathan Cohen, John Tran, Bryan Catan zaro, and Evan Shelhamer. cudnn: Efficient primitives for deep learning. *arXiv preprint arXiv:1410.0759*, 2014.
  - Zihang Dai, Hanxiao Liu, Quoc V Le, and Mingxing Tan. Coatnet: Marrying convolution and attention for all data sizes. *Advances in neural information processing systems*, 34:3965–3977, 2021.
- Jacob Devlin, Ming-Wei Chang, Kenton Lee, and Kristina Toutanova. BERT: Pre-training of deep
   bidirectional transformers for language understanding. *arXiv preprint arXiv:1810.04805*, 2018.
- Jesse Dodge, Taylor Prewitt, Remi Tachet des Combes, Erika Odmark, Roy Schwartz, Emma Strubell, Alexandra Sasha Luccioni, Noah A Smith, Nicole DeCario, and Will Buchanan. Measuring the carbon intensity of AI in cloud instances. In *Proceedings of the 2022 ACM Conference on Fairness, Accountability, and Transparency*, pp. 1877–1894, 2022.
- Alexey Dosovitskiy, Lucas Beyer, Alexander Kolesnikov, Dirk Weissenborn, Xiaohua Zhai, Thomas
   Unterthiner, Mostafa Dehghani, Matthias Minderer, Georg Heigold, Sylvain Gelly, et al. An
   image is worth 16x16 words: Transformers for image recognition at scale. *arXiv preprint arXiv:2010.11929*, 2020.

572

576

577

578

579

580 581

582

583

- Trevor Gale, Matei Zaharia, Cliff Young, and Erich Elsen. Sparse GPU kernels for deep learning. In SC20: International Conference for High Performance Computing, Networking, Storage and Analysis, pp. 1–14. IEEE, 2020.
- Benjamin Graham, Alaaeldin El-Nouby, Hugo Touvron, Pierre Stock, Armand Joulin, Hervé Jégou, and Matthijs Douze. Levit: a vision transformer in convnet's clothing for faster inference. In *Proceedings of the IEEE/CVF international conference on computer vision*, pp. 12259–12269, 2021.
- João Guerreiro, Aleksandar Ilic, Nuno Roma, and Pedro Tomás. Multi-kernel Auto-Tuning on GPUs: Performance and Energy-Aware Optimization. In 2015 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, pp. 438–445, 2015. doi: 10.1109/PDP.2015.44.
- Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. Deep residual learning for image recognition. In *Proceedings of the IEEE conference on computer vision and pattern recognition*, pp. 770–778, 2016.
- Geoffrey Hinton, Oriol Vinyals, and Jeff Dean. Distilling the knowledge in a neural network. *arXiv preprint arXiv:1503.02531*, 2015.
- Byungsoo Jeon, Sunghyun Park, Peiyuan Liao, Sheng Xu, Tianqi Chen, and Zhihao Jia. Collage:
  Seamless integration of deep learning backends with automatic placement. In *Proceedings of the International Conference on Parallel Architectures and Compilation Techniques*, pp. 517–529, 2022.
- Norm Jouppi, George Kurian, Sheng Li, Peter Ma, Rahul Nagarajan, Lifeng Nai, Nishant Patil,
   Suvinay Subramanian, Andy Swing, Brian Towles, et al. TPU v4: An optically reconfigurable
   supercomputer for machine learning with hardware support for embeddings. In *Proceedings of the 50th Annual International Symposium on Computer Architecture*, pp. 1–14, 2023.
- Ben Keller, Rangharajan Venkatesan, Steve Dai, Stephen G. Tell, Brian Zimmer, William J. Dally, C. Thomas Gray, and Brucek Khailany. A 17–95.6 tops/w deep learning inference accelerator with per-vector scaled 4-bit quantization for transformers in 5nm. In 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), pp. 16–17, 2022. doi: 10.1109/VLSITechnologyandCir46769.2022.9830277.
- Jehandad Khan, Paul Fultz, Artem Tamazov, Daniel Lowell, Chao Liu, Michael Melesse, Murali
  Nandhimandalam, Kamil Nasyrov, Ilya Perminov, Tejash Shah, et al. MIOpen: An open source
  library for deep learning primitivs. *arXiv preprint arXiv:1910.00078*, 2019.
  - Alex Krizhevsky, Ilya Sutskever, and Geoffrey E Hinton. Imagenet classification with deep convolutional neural networks. *Advances in neural information processing systems*, 25, 2012.
  - Y. Lecun, L. Bottou, Y. Bengio, and P. Haffner. Gradient-based learning applied to document recognition. *Proceedings of the IEEE*, 86(11):2278–2324, 1998. doi: 10.1109/5.726791.
  - Guodong Liu, Sa Wang, and Yungang Bao. Seer: A time prediction model for cnns from gpu kernel's view. In 2021 30th International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 173–185, 2021a. doi: 10.1109/PACT52795.2021.00020.
- Hanxiao Liu, Zihang Dai, David So, and Quoc V Le. Pay attention to MLPs. Advances in Neural
   *Information Processing Systems*, 34:9204–9215, 2021b.
- Taylor Lloyd, Artem Chikin, Sanket Kedia, Dhruv Jain, and José Nelson Amaral. Automated GPU
   Grid Geometry Selection for OPENMP Kernels. In 2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), pp. 442–449, 2018. doi: 10.1109/CAHPC.2018.8645848.
- Paulius Micikevicius, Sharan Narang, Jonah Alben, Gregory Diamos, Erich Elsen, David Garcia,
   Boris Ginsburg, Michael Houston, Oleksii Kuchaiev, Ganesh Venkatesh, et al. Mixed precision
   training. arXiv preprint arXiv:1710.03740, 2017.

594 595 596	Nvidia. NVIDIA A100 Tensor Core GPU Architecture: Unprecedented acceleration at every scale. Technical report, Nvidia, 2020.
597 598	Yosuke Oyama, Tal Ben-Nun, Torsten Hoefler, and Satoshi Matsuoka. μ-cuDNN: Accelerating Deep Learning Frameworks with Micro-Batching. <i>arXiv preprint arXiv:1804.04806</i> , 2018.
599 600 601 602 603 604 605	Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory Chanan, Trevor Killeen, Zeming Lin, Natalia Gimelshein, Luca Antiga, Alban Desmaison, Andreas Kopf, Edward Yang, Zachary DeVito, Martin Raison, Alykhan Tejani, Sasank Chilamkurthy, Benoit Steiner, Lu Fang, Junjie Bai, and Soumith Chintala. Pytorch: An imperative style, high-performance deep learning library. In <i>Advances in Neural Information Processing Systems 32</i> , pp. 8024–8035. Cur- ran Associates, Inc., 2019. URL http://papers.neurips.cc/paper/9015-pytorch- an-imperative-style-high-performance-deep-learning-library.pdf.
606 607 608 609 610	David Patterson, Joseph Gonzalez, Urs Hölzle, Quoc Hung Le, Chen Liang, Lluis-Miquel Munguia, Daniel Rothchild, David So, Maud Texier, and Jeffrey Dean. The Carbon Footprint of Machine Learning Training Will Plateau, Then Shrink. 4 2022. doi: 10.36227/techrxiv.19139645.v4. URL https://www.techrxiv.org/articles/preprint/The_Carbon_Footprint_ of_Machine_Learning_Training_Will_Plateau_Then_Shrink/19139645.
611 612 613 614	Maithra Raghu, Thomas Unterthiner, Simon Kornblith, Chiyuan Zhang, and Alexey Dosovitskiy. Do vision transformers see like convolutional neural networks? <i>Advances in Neural Information Processing Systems</i> , 34:12116–12128, 2021.
615 616 617	Jaime Sevilla, Lennart Heim, Anson Ho, Tamay Besiroglu, Marius Hobbhahn, and Pablo Villalobos. Compute trends across three eras of machine learning. In 2022 International Joint Conference on Neural Networks (IJCNN), pp. 1–8. IEEE, 2022.
618 619 620 621	SKazem Shekofteh, Hamid Noori, Mahmoud Naghibzadeh, Hadi Sadoghi Yazdi, and Holger Fröning. Metric Selection for GPU Kernel Classification. 15(4), jan 2019. ISSN 1544-3566. doi: 10.1145/3295690. URL https://doi.org/10.1145/3295690.
622 623	Karen Simonyan and Andrew Zisserman. Very deep convolutional networks for large-scale image recognition. <i>arXiv preprint arXiv:1409.1556</i> , 2014.
624 625 626	Emma Strubell, Ananya Ganesh, and Andrew McCallum. Energy and policy considerations for modern deep learning research. In <i>Proceedings of the AAAI conference on artificial intelligence</i> , volume 34, pp. 13693–13696, 2020.
628 629 630	Christian Szegedy, Wei Liu, Yangqing Jia, Pierre Sermanet, Scott Reed, Dragomir Anguelov, Du- mitru Erhan, Vincent Vanhoucke, and Andrew Rabinovich. Going deeper with convolutions. In <i>Proceedings of the IEEE conference on computer vision and pattern recognition</i> , pp. 1–9, 2015.
631 632 633 634	Ilya O Tolstikhin, Neil Houlsby, Alexander Kolesnikov, Lucas Beyer, Xiaohua Zhai, Thomas Un- terthiner, Jessica Yung, Andreas Steiner, Daniel Keysers, Jakob Uszkoreit, et al. MLP-mixer: An all-MLP architecture for vision. <i>Advances in neural information processing systems</i> , 34:24261– 24272, 2021.
635 636 637 638	Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N Gomez, Łukasz Kaiser, and Illia Polosukhin. Attention is all you need. <i>Advances in neural information processing systems</i> , 30, 2017.
639 640 641	Haiping Wu, Bin Xiao, Noel Codella, Mengchen Liu, Xiyang Dai, Lu Yuan, and Lei Zhang. Cvt: Introducing convolutions to vision transformers. In <i>Proceedings of the IEEE/CVF international</i> <i>conference on computer vision</i> , pp. 22–31, 2021.
642 643 644 645	Tete Xiao, Mannat Singh, Eric Mintun, Trevor Darrell, Piotr Dollár, and Ross Girshick. Early convolutions help transformers see better. <i>Advances in neural information processing systems</i> , 34:30392–30400, 2021.
646 647	Wencong Xiao, Shiru Ren, Yong Li, Yang Zhang, Pengyang Hou, Zhi Li, Yihui Feng, Wei Lin, and Yangqing Jia. AntMan: Dynamic scaling on GPU clusters for deep learning. In <i>14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)</i> , pp. 533–548, 2020.