
Hardware-Algorithm Co-Design for Hyperdimensional Computing Based on Memristive System-on-Chip

Anonymous Author(s)

Affiliation

Address

email

Abstract

1 Hyperdimensional computing (HDC), with its highly efficient computing paradigm,
2 provides a parallel and fast-learning algorithm for artificial intelligence (AI), mak-
3 ing it well-suited for resource constrained applications like edge intelligence. In-
4 memory computing (IMC) systems based on memristive devices complement this
5 by offering energy-efficient hardware solutions. To harness the advantages of both
6 memristive IMC hardware and HDC algorithms, we propose a hardware-algorithm
7 co-design approach for implementing HDC on a memristive System-on-Chip (SoC).
8 On the hardware side, we utilize the inherent randomness of memristive crossbar
9 arrays for encoding and employ analog IMC for classification. At the algorithm
10 level, we develop hardware-aware encoding techniques that map data features
11 into hyperdimensional vectors, optimizing the classification process within the
12 memristive SoC. Experimental results in hardware demonstrate 90.71% accuracy
13 in the language classification task, highlighting the potential of our approach for
14 achieving energy-efficient AI deployments on edge devices.

15 1 Introduction

16 As artificial intelligence (AI) models continue to grow in complexity and scale, the energy consump-
17 tion required for these models has been increasing dramatically Patterson et al. [2021]. The surge in
18 energy demand has highlighted the energy efficiency in developing future AI systems, especially in
19 scenarios where resources are limited, such as edge applications. Therefore, advancements at both
20 hardware and algorithm levels are highly demanded for deploying AI models across a diverse range
21 of applications and devices.

22 At the hardware level, in-memory computing (IMC) hardware based on memristor devices offers
23 a promising solution by enabling computing within where data is stored Huang et al. [2024]. This
24 approach reduces the time and energy associated with data transfer between memory and processing
25 units, a bottleneck in von Neumann architectures. Memristive IMC hardware leverages the inherent
26 properties of memristor devices to implement parallel vector-matrix multiplication (VMM) by using
27 physical laws, accelerating the inference of neural networks Li et al. [2018], Wan et al. [2022],
28 Wen et al. [2024]. Advancements at the device level, such as the increased number of conductance
29 states of memristor devices Rao et al. [2023], combined with progress at the circuit level, such as
30 the integration of multiple memristor crossbar arrays into a single chip Gallo et al. [2023], Zhang
31 et al. [2023], have enhanced the overall capability of IMC systems. In parallel, hardware-algorithm
32 co-designs for memristive crossbar arrays, aimed at achieving arbitrary precision in weight matrix,
33 have enabled high-precision analog IMC Song et al. [2024].

34 At the algorithm level, hyperdimensional computing (HDC), inspired by biological brains, provides
35 an energy-efficient and hardware-friendly approach by using hyperdimensional vector (HV) repre-

36 sentations of data Kanerva [1988], Chang et al. [2023]. In HDC, all computations are executed in
37 high-dimensional space, facilitating fast training and parallel inference for the classification tasks at
38 the edge. HDC typically includes two stages: the encoding stage, where original data is transformed
39 into HVs that capture the key features, and the inference stage, where encoded HVs are compared
40 with pre-trained HVs to produce final classification results. Various encoding methods, including
41 low-power sparse encoding Imani et al. [2017a] and encoding based on Nyström method Zhao et al.
42 [2023], have been explored to achieve efficient and diverse data representations. For the inference of
43 HDC, adaptive training methods have been proposed for robust and efficient inference Hernandez-
44 Cano et al. [2021]. Beyond the conventional similarity checks widely employed as classifiers, neural
45 networks have also been used to enhance the voice recognition accuracy Imani et al. [2017b].

46 To fully unleash the energy efficiency of IMC hardware and HDC algorithm, existing research has
47 explored the implementation of HDC using IMC hardware based on different memristive devices.
48 Early studies on resistive random-access memory (RRAM)-based IMC hardware for HDC focused on
49 three-dimensional integration of memristor devices to increase device density, facilitating the storage
50 and computation of HVs Li et al. [2016], Wu et al. [2018]. These works adhere to conventional
51 HDC computing paradigm but improve the speed and energy efficiency of HDC by exploiting the
52 parallelism inherent in IMC hardware and HDC algorithms. With the development of memristor
53 devices, encoding and classifiers based on phase change memory (PCM) Karunaratne et al. [2020] and
54 ferroelectric FET (FeFET) Huang et al. [2023] have been developed with tailored peripheral circuits
55 to further enhance energy efficiency of HDC. Meanwhile, as the computing resources increase, there
56 is a growing need in hardware-algorithm co-designs for HDC to fully harness the potential of IMC
57 hardware. The results shown in Iwasaki and Shintani [2023], and Thomann et al. [2023] highlight the
58 co-design approach to balance energy efficiency and classification accuracy. However, existing works
59 primarily focus on utilizing limited number of conductance states of memristive devices to implement
60 HDC with digital IMC. There has been no exploration of analog IMC hardware for HDC. Moreover,
61 most HDC designs for IMC hardware have been validated primarily through simulations based on
62 memristor models. While these simulations provide valuable insights, there is a lack of studies
63 that demonstrate these designs using experimental hardware. Additionally, the energy efficiency of
64 HDC algorithms using IMC hardware is compromised by the need for off-chip peripherals. These
65 peripherals are required for data transfer and the processing of intermediate data, which detracts from
66 the inherent parallelism of HDC based on IMC hardware.

67 To address these issues and utilize analog IMC for HDC, we propose a hardware-algorithm co-design
68 approach to improve HDC algorithm for our memristive System on Chip (SoC), which integrates ten
69 memristive crossbar arrays to perform analog VMM. The major contributions of our work are:

- 70 1. Utilizing the inherent randomness of memristor devices to map data features to HVs with a
71 single-step VMM.
- 72 2. Taking advantage of on-chip peripheral circuits to mitigate the impact of noise from hardware
73 non-idealities on classification accuracy.
- 74 3. Implementing both encoding and a one-layer memristive perceptron in hardware for classifi-
75 cation by coordinating multiple memristive macros within one SoC, achieving experimental
76 accuracy of 90.71 % in language classification.

77 **2 Hardware and Algorithm Co-Design for HDC with Analog IMC**

78 **2.1 Memristive SoC and Analog VMM**

79 The analog IMC hardware used in this work is an evaluation kit with a memristive SoC. TetraMem
80 [2024] As shown in Figure 1, the SoC includes ten macros, each integrating one memristive crossbar
81 array and peripheral circuits, such as digital-to-analog converters (DACs) and analog-to-digital
82 converters (ADCs). Each macro, named neural processing units (NPU), contains a 256×256
83 one-transistor-one-memristor (1T1R) crossbar array, which is used to perform analog VMM. In
84 addition to the NPUs, the SoC incorporates a RISC-V CPU that manages data transfers between
85 multiple NPUs and handles various peripheral functions, along with other digital circuits, such as
86 on-chip memory for intermediate data storage and the interface for on-chip communications.

87 To implement the analog VMM with memristive crossbar arrays, input vectors are converted to
88 voltages by on-chip DACs and applied to the rows of the memristive crossbar arrays. These input

89 voltages are then multiplied by the matrix values, which are represented by the conductance of
 90 memristor devices. The output vectors are generated from the accumulated currents collected from
 91 the columns of the memristive crossbar array. On-chip transimpedance amplifiers (TIAs) convert the
 output currents to voltages, which are then digitized by ADCs for further processing.




Figure 1: The picture of MX100 evaluation kit TetraMem [2024] with memristive SoC and the SoC architecture.

92

93 2.2 Hardware-Aware Encoding and Memristive Classifier

94 From the computation perspective, conventional HDC using fully digital processing is not well-suited
 95 to fully leverage the parallel analog VMM capabilities of multiple NPUs. To take advantage of the
 96 energy efficiency of the memristive SoC, it is necessary to develop analog hardware-friendly encoding
 97 methods and classifiers for HDC. Furthermore, with limited hardware resources, specifically, the
 98 ten 256×256 NPUs for both encoding and classifiers, it is challenging to use vectors with high
 99 dimensions, such as the 10000 dimensions typically employed in conventional digital HDC, seen in
 100 studies by Hernandez-Cano et al. [2021], Rahimi et al. [2016]. Therefore, it is essential to balance
 101 energy efficiency and classification accuracy through HDC algorithm designs. To address these
 102 challenges, we propose hardware-aware encoding and a one-layer memristive perceptron as the
 103 classifier, enabling us to fully unleash the parallelism and efficiency of analog IMC and HDC.

104 The workflow of conventional HDC and our co-design approach for a language classification task
 105 is illustrated in Figure 2. Initially, the letters in sentences from different languages are mapped to
 106 feature vectors, which are represented by voltages applied to the rows of memristive crossbar arrays
 107 in the hardware implementation. These feature vectors are then encoded into HVs using a single-step
 108 VMM with multiple NPUs within the SoC. After mapping the feature vectors to HVs, post-processing
 109 steps are performed to generate a set of HVs for each language, which are used for the training and
 110 inference of the classifier. To address the imperfections of analog VMM caused by hardware non-
 111 idealities, we apply the hardware-aware processing to the HVs before feeding them to the classifier.
 112 In conventional HDC, associative memory is often used as the classifier to achieve higher energy
 113 efficiency, though at the cost of lower accuracy. However, since implementing associative memory
 114 and one-layer perceptron using analog VMM requires the same amount of hardware resources, we use
 115 a one-layer perceptron implemented in memristive crossbar arrays for classification during inference.
 116 This approach provides a better balance of accuracy and energy efficiency.

117 2.2.1 VMM-Based Transformation

118 The first step in encoding for HDC is the transformation of data features into HVs. Unlike conventional
 119 HDC, which relies on random basis HVs generated in software and stored in memory, we utilize
 120 the inherent randomness of memristor devices to create a random matrix for the transformation. By
 121 employing the hardware-based random matrix, the transformation can be efficiently implemented
 122 using a single-step VMM on memristive crossbar arrays.

123 In the language classification task, we first map each letter in text samples to a binary vector, where
 124 '1' is represented by the high voltage and '0' by the low voltage. Each character feature is represented




Figure 2: Workflow of conventional HDC (top flow) and the hardware-algorithm co-design for HDC based on Memristive SoC (bottom flow).

125 by a 27-dimensional vector for the 27 possible characters (including a whitespace character). We then
 126 combine every three consecutive letters to create 'trigram' vectors, which serve as feature vectors
 127 for texts from different languages. An analog VMM with the 81-dimensional trigram vectors as
 128 inputs is used to transform these feature vectors into HVs. The random matrix in the analog VMM is
 129 represented by the random conductance of memristor devices in the crossbar array, which is generated
 130 by applying SET voltages to the array. Considering the number of on-chip NPUs, we utilize 81×128
 131 subarrays from 4 NPUs to perform the VMM-based transformation, resulting in 512-dimensional HVs
 132 presented by currents to encode the features of every three consecutive letters. After transforming
 133 all trigram vectors in a text sample to HVs, we use the least significant bit of each ADC output to
 134 determine the sign of the corresponding entry of the HVs associated with each trigram vector. As a
 135 result, the HVs for each trigram vector produced by the VMM-based transformation are a set of HVs
 136 with values of either -1 or 1, which are used to generate the input HVs for the classifier.

137 2.2.2 Noise-Tolerant Processing

138 Different from encoding implemented in software, encoding based on analog hardware is subject
 139 to noise due to the non-idealities of memristor devices and peripheral circuits, such as TIAs and
 140 ADCs. In the VMM-based transformation, output currents fluctuate within a small range, leading
 141 to shifts in the ADC results we used to determine the HVs. Since the least significant bits of ADC
 142 results are highly sensitive to the fluctuations of output currents, the HVs from the ADC results
 143 propagate the noise to the classifiers, impacting classification accuracy. However, upon analyzing
 144 experimental VMM results from the memristive SoC, we observe that most outputs fluctuate within a
 145 small range of $\pm 2.77mV$, which only impacts the lower few bits of ADC results for the 8-bit on-chip
 146 ADCs. To mitigate the impact of these fluctuations on outputs from identical inputs, we choose
 147 another bit position of the ADC results to determine the sign of the corresponding entry in the HVs
 148 by analyzing the noise introduced by the memristive crossbar arrays used for encoding. For instance,
 149 using the third least significant bit of the ADC results ensures this bit remains consistent when the
 150 fluctuations only affect the least two bits of the ADC results. This approach can tolerate noise from
 151 the non-idealities of analog VMM on the memristive SoC while effectively distinguishing feature
 152 vectors from text samples in different languages.

153 After determining the sign of the entries of the HVs, all HVs from one text sample are summed to
 154 generate an encoded HV that represents the features of the text sample. Since the HVs from each
 155 trigram vector contain both -1 and 1, the resulting encoded HVs range from negative to positive

156 values. In conventional HDC, these encoded HVs are binarized before being used as inputs to the
157 classifier, as binary representation is more friendly to digital computing systems. However, our
158 memristive SoC allows for multilevel voltage inputs to the classifier because there are 8-bit on-chip
159 DACs connected to each row of the memristive crossbar arrays. Therefore, instead of binarizing the
160 encoded HVs, we quantize their values to 8-bit for the classifier. These multilevel HVs preserves
161 more feature information from each text sample, which compensated the relatively low dimensions of
162 HVs used due to the limitation of hardware resources (512 dimensions instead of the typical 10000
163 dimensions). The noise-tolerant processing to generate the encoded HVs can all be implemented in
164 the on-chip CPU as illustrated in Figure 2.

165 **2.2.3 One-Layer Memristive Perceptron for Classification**

166 After encoding the text data features into HVs, language classification becomes a relatively simple
167 task. In conventional HDC, associative memory is commonly used as the classifier due to its efficiency.
168 However, a neural network trained with the stochastic gradient descent (SGD) algorithm can achieve
169 higher classification accuracy, as demonstrated by Imani et al. [2017b]. Conventional HDC prioritizes
170 energy efficiency over accuracy because neural networks typically consume more energy than
171 associative memory. However, our approach utilizes memristive crossbar arrays to implement a
172 one-layer perceptron in a single step using parallel analog VMM. This implementation leverages the
173 same computational demand as associative memory and enables us to benefit from both the energy
174 efficiency of the memristive hardware and the improved accuracy of a neural network-based classifier,
175 compared to using associative memory approach for classification.

176 In the language classification task, we use a perceptron with 512 input neurons and 21 output neurons
177 as the classifier, corresponding to the 21 European languages to be classified. Instead of binary
178 voltages used in the VMM-based transformation, the encoded HVs from the hardware-aware encoding
179 are represented by analog voltages ranging from 0 - 0.141 V. These analog voltages serve as the
180 inputs to the one-layer perceptron. The synaptic weights of the perceptron are initially trained offline
181 and then mapped to the conductance values of the memristor devices. The weight conductance is
182 programmed to the memristive crossbar arrays within the NPUs by applying SET/RESET voltages to
183 the memristor devices before the inference. Since each NPU can accommodate a maximum of 256
184 rows, less than the 512 input neurons, we can either distribute the weight conductance to subarrays
185 within a single NPU or across multiple NPUs. During the inference, the encoded HVs are applied
186 to the rows of the memristive crossbar arrays, and the maximum output current from the columns
187 indicates the classification results.

188 **3 Experimental Results**

189 The dataset for the language classification task consists of short text samples from 21 European lan-
190 guages, each includes 1000 text samples that are all transliterated into the Latin alphabet Hernandez-
191 Cano et al. [2021]. We use 70 % of these samples for training while the remaining 30 % for evaluation.
192 To evaluate the HDC algorithm design for our memristive SoC, we first simulate the encoding and
193 classifier in software using the hardware-aware encoding method and one-layer perceptron. The
194 average classification accuracy achieved is 96.71 %, as shown in Figure 3. This result demonstrates
195 that our proposed hardware-aware encoding, combined with the one-layer perceptron, can achieve
196 comparable classification accuracy, even with 512-dimensional HVs for encoding, much lower than
197 10000 dimensions typically used in conventional HDC.

198 After confirming the accuracy achieved by our proposed co-design method through simulations, we
199 implement both the encoding and classifier separately on our memristive SoC to study the impact
200 of non-idealities in memristor devices and peripheral circuits on classification accuracy. For the
201 configuration with hardware encoding and software classifier, feature vectors are encoded using
202 analog VMM by coordinating 4 NPUs within the SoC, while the training and inference of the
203 one-layer perceptron are implemented in software. In contrast, for the setup with software encoding
204 and hardware classifier, the encoding is simulated and the one-layer perceptron is trained offline on
205 a host PC. The trained weights are then programmed to 3 subarrays within the SoC for hardware-
206 based classification. For the fully hardware-based inference, encoded HVs are generated from the
207 encoding implemented on 4 NPUs within the memristive SoC, while the hardware-aware encoding
208 and one-layer perceptron are distributed across 3 NPUs and the on-chip CPU within the SoC.




Figure 3: Classification accuracies of the 21 European languages with different setups, encoding + classifier implementations. (SW: Software implementation, HW: Hardware implementation)

209 We compare the results, shown in Figure 3, from pure software simulations, hardware implementations
 210 and these mixed setups. The configuration with a hardware-based classifier and software-based
 211 encoding achieves higher accuracy, closely matching the results of the pure software simulation,
 212 compared to the setup with hardware-based encoding and a software-based classifier. These results
 213 indicate that the memristive perceptron classifier is robust against noise introduced by hardware,
 214 whereas the encoding process is more sensitive to hardware non-idealities, which negatively impacts
 215 classification accuracy. The fully hardware implementation achieved an average overall classification
 216 accuracy of 90.71% , with the classification accuracy for each language presented in Figure 4. The
 217 experimental results, showing acceptable accuracies for most languages, demonstrate the effectiveness
 218 of our proposed hardware-algorithm co-design, even with limited hardware resources.




Figure 4: Classification accuracy for each of the 21 European languages with fully-hardware encoding and classifier.

219 4 Conclusion

220 In conclusion, we propose a hardware-algorithm co-design approach to leverage analog IMC and HDC
 221 within a memristive SoC. By coordinating multiple NPUs within the SoC to implement hardware-
 222 aware encoding and one-layer perceptron, we demonstrate the effectiveness of the proposed co-design
 223 with a language classification task. The simulation results, achieving an average classification
 224 accuracy of 96.71% validate our modifications to the HDC algorithm, while the experimental
 225 results with an average classification accuracy of 90.71% confirm the feasibility of our hardware
 226 implementations. The hardware-algorithm co-design paves the way to harness analog IMC for
 227 energy-efficient HDC in edge intelligent applications. Future work will focus on increasing the
 228 dimensions of HVs as hardware resource allows and applying this approach to other classification
 229 tasks involving more complicated data.

230 References

- 231 Cheng-Yang Chang, Yu-Chuan Chuang, Chi-Tse Huang, and An-Yeu Wu. Recent progress and development of
232 hyperdimensional computing (hdc) for edge intelligence. *IEEE Journal on Emerging and Selected Topics in*
233 *Circuits and Systems*, 13:119–136, 3 2023. ISSN 2156-3357. doi: 10.1109/JETCAS.2023.3242767. URL
234 <https://ieeexplore.ieee.org/document/10038612/>.
- 235 Manuel Le Gallo, Riduan Khaddam-Aljameh, Milos Stanisavljevic, Athanasios Vasilopoulos, Benedikt Kersting,
236 Martino Dazzi, Geethan Karunaratne, Matthias Brändli, Abhairaj Singh, Silvia M. Müller, Julian Büchel,
237 Xavier Timoneda, Vinay Joshi, Malte J. Rasch, Urs Egger, Angelo Garofalo, Anastasios Petropoulos, Theodore
238 Antonakopoulos, Kevin Brew, Samuel Choi, Injo Ok, Timothy Philip, Victor Chan, Claire Silvestre, Ishtiaq
239 Ahsan, Nicole Saulnier, Vijay Narayanan, Pier Andrea Francese, Evangelos Eleftheriou, and Abu Sebastian.
240 A 64-core mixed-signal in-memory compute chip based on phase-change memory for deep neural network
241 inference. *Nature Electronics*, 6:680–693, 8 2023. ISSN 2520-1131. doi: 10.1038/s41928-023-01010-1.
242 URL <https://www.nature.com/articles/s41928-023-01010-1>.
- 243 Alejandro Hernandez-Cano, Namiko Matsumoto, Eric Ping, and Mohsen Imani. Onlinehd: Robust, efficient,
244 and single-pass online learning using hyperdimensional system. In *2021 Design, Automation and Test in*
245 *Europe Conference and Exhibition (DATE)*, pages 56–61. IEEE, 2 2021. ISBN 978-3-9819263-5-4. doi:
246 10.23919/DATE51398.2021.9474107. URL <https://ieeexplore.ieee.org/document/9474107/>.
- 247 Qingrong Huang, Zeyu Yang, Kai Ni, Mohsen Imani, Cheng Zhuo, and Xunzhao Yin. Fefet-based in-memory
248 hyperdimensional encoding design. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and*
249 *Systems*, 42:3829–3839, 11 2023. ISSN 0278-0070. doi: 10.1109/TCAD.2023.3253766. URL <https://ieeexplore.ieee.org/document/10061603/>.
- 251 Yi Huang, Takashi Ando, Abu Sebastian, Meng-Fan Chang, J. Joshua Yang, and Qiangfei Xia. Memristor-
252 based hardware accelerators for artificial intelligence. *Nature Reviews Electrical Engineering*, 1:286–299, 4
253 2024. ISSN 2948-1201. doi: 10.1038/s44287-024-00037-6. URL <https://www.nature.com/articles/s44287-024-00037-6>.
- 255 Mohsen Imani, John Hwang, Tajana Rosing, Abbas Rahimi, and Jan M. Rabaey. Low-power sparse hyperdimen-
256 sional encoder for language recognition. *IEEE Design and Test*, 34:94–101, 12 2017a. ISSN 21682356. doi:
257 10.1109/MDAT.2017.2740839.
- 258 Mohsen Imani, Deqian Kong, Abbas Rahimi, and Tajana Rosing. Voicehd: Hyperdimensional computing
259 for efficient speech recognition. In *2017 IEEE International Conference on Rebooting Computing (ICRC)*,
260 pages 1–8. IEEE, 11 2017b. ISBN 978-1-5386-1553-9. doi: 10.1109/ICRC.2017.8123650. URL <http://ieeexplore.ieee.org/document/8123650/>.
- 262 Tetsuro Iwasaki and Michihiro Shintani. Lifetime improvement method for memristor-based hyperdimensional
263 computing accelerator. In *2023 IEEE International Meeting for Future of Electron Devices, Kansai (IMFEDK)*,
264 pages 1–2. IEEE, 11 2023. ISBN 979-8-3503-9378-1. doi: 10.1109/IMFEDK60983.2023.10366339. URL
265 <https://ieeexplore.ieee.org/document/10366339/>.
- 266 Pentti Kanerva. *Sparse distributed memory*. MIT press, 1988.
- 267 Geethan Karunaratne, Manuel Le Gallo, Giovanni Cherubini, Luca Benini, Abbas Rahimi, and Abu Sebastian.
268 In-memory hyperdimensional computing. *Nature Electronics*, 3:327–337, 6 2020. ISSN 2520-1131. doi:
269 10.1038/s41928-020-0410-3. URL <https://www.nature.com/articles/s41928-020-0410-3>.
- 270 Can Li, Miao Hu, Yunning Li, Hao Jiang, Ning Ge, Eric Montgomery, Jiaming Zhang, Wenhao Song, Noraica
271 Dávila, Catherine E. Graves, Zhiyong Li, John Paul Strachan, Peng Lin, Zhongrui Wang, Mark Barnell, Qing
272 Wu, R. Stanley Williams, J. Joshua Yang, and Qiangfei Xia. Analogue signal and image processing with large
273 memristor crossbars. *Nature Electronics*, 1:52–59, 2018. ISSN 25201131. doi: 10.1038/s41928-017-0002-z.
274 URL <http://dx.doi.org/10.1038/s41928-017-0002-z>.
- 275 Haitong Li, Tony F. Wu, Abbas Rahimi, Kai-Shin Li, Miles Rusch, Chang-Hsien Lin, Juo-Luen Hsu, Mohamed M.
276 Sabry, S. Burc Eryilmaz, Joon Sohn, Wen-Cheng Chiu, Min-Cheng Chen, Tsung-Ta Wu, Jia-Min Shieh,
277 Wen-Kuan Yeh, Jan M. Rabaey, Subhasish Mitra, and H.-S. Philip Wong. Hyperdimensional computing with
278 3d vrram in-memory kernels: Device-architecture co-design for energy-efficient, error-resilient language
279 recognition. In *2016 IEEE International Electron Devices Meeting (IEDM)*, pages 16.1.1–16.1.4. IEEE, 12
280 2016. ISBN 978-1-5090-3902-9. doi: 10.1109/IEDM.2016.7838428. URL <http://ieeexplore.ieee.org/document/7838428/>.
- 282 David Patterson, Joseph Gonzalez, Quoc Le, Chen Liang, Lluís-Miquel Munguia, Daniel Rothchild, David
283 So, Maud Texier, and Jeff Dean. Carbon emissions and large neural network training. 4 2021. URL
284 <http://arxiv.org/abs/2104.10350>.

- 285 Abbas Rahimi, Pentti Kanerva, and Jan M. Rabaey. A robust and energy-efficient classifier using brain-inspired
286 hyperdimensional computing. In *Proceedings of the International Symposium on Low Power Electronics and*
287 *Design*, pages 64–69. Institute of Electrical and Electronics Engineers Inc., 8 2016. ISBN 9781450341851.
288 doi: 10.1145/2934583.2934624.
- 289 Mingyi Rao, Hao Tang, Jiangbin Wu, Wenhao Song, Max Zhang, Wenbo Yin, Ye Zhuo, Fatemeh Kiani,
290 Benjamin Chen, Xiangqi Jiang, Hefei Liu, Hung-Yu Chen, Rivu Midya, Fan Ye, Hao Jiang, Zhongrui Wang,
291 Mingche Wu, Miao Hu, Han Wang, Qiangfei Xia, Ning Ge, Ju Li, and J. Joshua Yang. Thousands of
292 conductance levels in memristors integrated on cmos. *Nature*, 615:823–829, 3 2023. ISSN 0028-0836. doi:
293 10.1038/s41586-023-05759-5. URL <https://www.nature.com/articles/s41586-023-05759-5>.
- 294 Wenhao Song, Mingyi Rao, Yunning Li, Can Li, Ye Zhuo, Fuxi Cai, Mingche Wu, Wenbo Yin, Zongze Li,
295 Qiang Wei, Sangsoo Lee, Hengfang Zhu, Lei Gong, Mark Barnell, Qing Wu, Peter A. Beerel, Mike Shuo-
296 Wei Chen, Ning Ge, Miao Hu, Qiangfei Xia, and J. Joshua Yang. Programming memristor arrays with
297 arbitrarily high precision for analog computing. *Science*, 383:903–910, 2 2024. ISSN 0036-8075. doi:
298 10.1126/science.adi9405. URL <https://www.science.org/doi/10.1126/science.adi9405>.
- 299 TetraMem. Tetramem mx100 soc. <https://www.tetramem.com/products>, 2024. Accessed: September 11,
300 2024.
- 301 Simon Thomann, Paul R. Genssler, and Hussam Amrouch. Hw/sw co-design for reliable team- based in-memory
302 brain-inspired hyperdimensional computing. *IEEE Transactions on Computers*, 72:2404–2417, 8 2023.
303 ISSN 0018-9340. doi: 10.1109/TC.2023.3248286. URL [https://ieeexplore.ieee.org/document/](https://ieeexplore.ieee.org/document/10050560/)
304 [10050560/](https://ieeexplore.ieee.org/document/10050560/).
- 305 Weier Wan, Rajkumar Kubendran, Clemens Schaefer, Sukru Burc Eryilmaz, Wenqiang Zhang, Dabin Wu,
306 Stephen Deiss, Priyanka Raina, He Qian, Bin Gao, Siddharth Joshi, Huaqiang Wu, H.-S. Philip Wong, and
307 Gert Cauwenberghs. A compute-in-memory chip based on resistive random-access memory. *Nature*, 608:
308 504–512, 8 2022. ISSN 0028-0836. doi: 10.1038/s41586-022-04992-8. URL [https://www.nature.com/](https://www.nature.com/articles/s41586-022-04992-8)
309 [articles/s41586-022-04992-8](https://www.nature.com/articles/s41586-022-04992-8).
- 310 Tai-Hao Wen, Je-Min Hung, Wei-Hsing Huang, Chuan-Jia Jhang, Yun-Chen Lo, Hung-Hsi Hsu, Zhao-En Ke,
311 Yu-Chiao Chen, Yu-Hsiang Chin, Chin-I Su, Win-San Khwa, Chung-Chuan Lo, Ren-Shuo Liu, Chih-Cheng
312 Hsieh, Kea-Tiong Tang, Mon-Shu Ho, Chung-Cheng Chou, Yu-Der Chih, Tsung-Yung Jonathan Chang,
313 and Meng-Fan Chang. Fusion of memristor and digital compute-in-memory processing for energy-efficient
314 edge computing. *Science*, 384:325–332, 4 2024. ISSN 0036-8075. doi: 10.1126/science.adf5538. URL
315 <https://www.science.org/doi/10.1126/science.adf5538>.
- 316 Tony F. Wu, Haitong Li, Ping Chen Huang, Abbas Rahimi, Gage Hills, Bryce Hodson, William Hwang, Jan M.
317 Rabaey, H. S. Philip Wong, Max M. Shulaker, and Subhasish Mitra. Hyperdimensional computing exploiting
318 carbon nanotube fets, resistive ram, and their monolithic 3d integration. *IEEE Journal of Solid-State Circuits*,
319 53:3183–3196, 11 2018. ISSN 00189200. doi: 10.1109/JSSC.2018.2870560.
- 320 Wenbin Zhang, Peng Yao, Bin Gao, Qi Liu, Dong Wu, Qingtian Zhang, Yuankun Li, Qi Qin, Jiaming Li,
321 Zhenhua Zhu, Yi Cai, Dabin Wu, Jianshi Tang, He Qian, Yu Wang, and Huaqiang Wu. Edge learning using
322 a fully integrated neuro-inspired memristor chip. *Science*, 381:1205–1211, 9 2023. ISSN 0036-8075. doi:
323 10.1126/science.ade3483. URL <https://www.science.org/doi/10.1126/science.ade3483>.
- 324 Quanling Zhao, Anthony Hitchcock Thomas, Xiaofan Yu, and Tajana Rosing. Unleashing hyperdimensional
325 computing with nyström method based encoding. In *Machine Learning with New Compute Paradigms*, 2023.
326 URL <https://openreview.net/forum?id=7YU7pQVFg>.