

---

# Versatile Multi-stage Graph Neural Network for Circuit Representation

---

Anonymous Author(s)

Affiliation

Address

email

## Abstract

1 Due to the rapid growth in the scale of circuits and the desire for knowledge  
2 transfer from old designs to new ones, deep learning technologies have been widely  
3 exploited in Electronic Design Automation (EDA) to assist circuit design. In chip  
4 design cycles, we might encounter heterogeneous and diverse information sources,  
5 including the two most informative ones: the netlist and the design layout. However,  
6 handling each information source independently is sub-optimal. In this paper, we  
7 propose a novel way to integrate the multiple information sources under a unified  
8 heterogeneous graph named **Circuit Graph**, where topological and geometrical  
9 information is well integrated. Then, we propose **Circuit GNN** to fully utilize the  
10 features of vertices, edges as well as heterogeneous information during the message  
11 passing process. It is the first attempt to design a versatile circuit representation  
12 that is compatible across multiple EDA tasks and stages. Experiments on the two  
13 most representative prediction tasks in EDA show that our solution reaches state-  
14 of-the-art performance in both logic synthesis and global placement chip design  
15 stages. Besides, it achieves a 10x speed-up on congestion prediction compared to  
16 the state-of-the-art model.

## 17 1 Introduction

18 Integrated circuits (ICs) are extensively used in modern electronic products like computers, smart-  
19 phones, and cars. Electronic Design Automation (EDA) includes a set of tools for circuit design  
20 in different development stages especially **logic synthesis** stage and **placement** stage (Fig.1). As  
21 the scale and complexity of circuits continuously grow, the design efficiency and precision of EDA  
22 tools have become an essential problem, which attracts researchers to adopt deep learning techniques  
23 to assist the circuit design process [1]. Remarkable progress has been made in predicting circuits'  
24 quality and practicability in the earlier stage of the chip design to speed up optimization and reduce  
25 design cost [2, 3]. For example, predicting congestion for circuits in physical design stage can help  
26 detect their flaws and avoid producing defective chips, and chip design production cycle time can be  
27 further saved if such prediction could be done in logic synthesis stage.

28 Because of the sophisticated process of circuit design, we will encounter diverse information sources  
29 from various design stages, among which logic synthesis and placement & routing determine the  
30 quality, e.g. time delay, of circuit and consume the majority of design pipeline time, as shown in Fig.2.  
31 In the logic synthesis stage, a circuit design is represented as a **Netlist** composed of *cells* and *nets*,  
32 where *cells* refer to the electronic units and *nets* refer to the connectivity (i.e. hyper-edges) among  
33 the *cells*. After the placement & routing stage, we will obtain the circuit layout with the position




Figure 1: Chip Design Flow




Figure 2: Convert circuit design to a grid feature matrix and a homogeneous graph.

34 of each electronic unit provided after they have been fully placed on the circuit board. Besides, the  
 35 downstream tasks might require learning representations on both *cells* and *nets*, tailoring for specific  
 36 downstream tasks. Thus, how to better organize and fuse the diverse and heterogeneous information  
 37 provided in the context of circuit representation is an important research question.

38 Although the information underlying the circuit design varies according to the input stages, we can  
 39 divide it into **geometrical information** and **topological information**. The netlists only contain  
 40 the topological information (e.g. *cell* type and logical relationship between *cells* and *nets*), while  
 41 some geometrical information (e.g. positions of standard *cells*) is available after placement stage.  
 42 According to which information they focus on, we categorize the existing prediction methods in  
 43 circuit designs into **topological methods** and **geometrical methods**. The topological methods convert  
 44 circuit designs into homogeneous graphs (Fig.2(c)(d)) and solve the problems with Graph Neural  
 45 Network (GNN) [4, 5, 6], while most recent geometrical models convert the circuit designs into grid  
 46 feature matrices (see Def.1 and Fig.2(b)) and adopt Computer Vision (CV) technologies to predict  
 47 their properties [7, 8, 9].

48 However, the topological methods only consider the topological information in netlists and cannot  
 49 effectively perceive geometrical structure introduced after the placement stage, so their performance  
 50 on circuits after placement is greatly stifled. Besides, the geometrical models heavily rely on  
 51 geometrical information and neglect the topology underlying the netlists, so they cannot handle  
 52 circuits in stages earlier than global placement where geometry is not available. In a word, they can  
 53 only work well on circuits either in logic synthesis stage or placement stage but are not compatible  
 54 with both. Moreover, most of the existing prediction methods design modules with prior knowledge  
 55 to serve certain applications, so they are not flexible enough to handle diverse EDA tasks. Therefore,  
 56 it is necessary to: (1) design a data structure to represent the circuit, which is adaptive to circuits in  
 57 both logic synthesis and placement stages; (2) propose an efficient and effective circuit representation  
 58 model which is compatible with two stages and various downstream tasks.

59 In this paper, we first convert the circuit design to **Circuit Graph** (see (Fig.3)), a heterogeneous graph  
 60 which preserves most of the topological and geometrical information, with a linear time consumption  
 61 to the scale of the design (see Appendix.B.2 for proof). A circuit graph contains two types of vertices  
 62 i.e. *cells* and *nets*. We use *pins* which connect *cells* and *nets* to represent the topology, which are also

63 noted as *topo-edges*. When handling circuits in placement stage, we additionally link the *cells* which  
64 are geometrically close (named *geom-edges*) to represent the geometry.

65 Then, we design **Circuit GNN** to process Circuit Graphs with optimal efficiency and produce  
66 representations for *cells* and *nets* to handle diverse tasks on circuits in both logic synthesis stage  
67 and placement stage. To collect and enrich the topological and geometrical information, we conduct  
68 message-passing [10] on *topo-edges* and *geom-edges* individually and later fuse the messages to  
69 update *cells* and *nets* representations. Multiple layers of such “message-passing & fusion” inference  
70 further exploit the deep relationships between topology and geometry and facilitate Circuit GNN to  
71 output nutritious representations. Circuit GNN is also compatible with Circuit Graphs converted from  
72 circuits in logic synthesis stage because *geom-edges*’s absence will not disable the message-passing  
73 over *topo-edges* and the topological information can still be collected.

74 In summary, our contributions are:

- 75 • To address the challenge posed by the diverse and heterogeneous information source in the  
76 context of circuit representation, we propose a novel way to integrate the information named  
77 **Circuit Graph**, a heterogeneous graph where topological and geometrical information  
78 are integrated jointly, which is able to handle diverse circuit tasks on cell, nets level and  
79 on different stages. To our best knowledge, this is the first unified circuit representation  
80 approach that can be easily compatible across EDA tasks and stages.
- 81 • We propose a novel message-passing paradigm **Circuit GNN** that tailors the aforementioned  
82 graph dataset structure. We design message-passing on both topological and geometrical  
83 edges distinctively and then fuse the messages to update *cells* and *nets* representations.  
84 The efficiency and effectiveness of our design are demonstrated both methodologically and  
85 experimentally.
- 86 • Experiment results validate the superior performance and efficiency of Circuit Graph across  
87 multi-stages/tasks. For circuit congestion prediction task at logic synthesis stage, it improves  
88 the average grid-level accuracy by 16.7% against SOTA. At placement stage, it achieves  
89 5.6% accuracy gain with 10x speed-up in congestion prediction task and 16.9% error gain  
90 in net wirelength prediction task.

## 91 2 Related Work

### 92 2.1 Topological Methods

93 The topological methods in EDA focus on the logic relationships between the *cells* and *nets* and usually  
94 reconstruct the circuit designs into graphs with vertices and edges. CongestionNet[5] and solutions  
95 in [6] link the *cell*-pairs connected via *nets* (Fig.2(c)) and adopt popular GNNs (e.g. GAT[11]) to  
96 generate *cell* representations for congestion prediction. To handle net length identification and net  
97 delay prediction, Net<sup>2</sup>[12] links the *nets* connecting to one *cell* (Fig.2(d)) and designs a customized  
98 GNN to obtain *net* representations. All these methods perceive the circuit designs as homogeneous  
99 graphs and neglect the underlying heterogeneity, e.g. the interaction between *cells* and *nets* like  
100 signal input/output, so their solutions suffer from information loss and will affect the performance of  
101 downstream GNN.

### 102 2.2 Geometrical Methods

103 The geometrical methods in EDA focus on the spatial information of the circuit designs. A universal  
104 approach is to cut a circuit into small rectangles i.e. grids and convert it into RGB channels, where  
105 the grids are treated as pixels [8, 13]. Then, they encode the netlist structure and circuit features into  
106 green and blue channels while red channels are left for prediction targets (e.g. congestion). Finally,  
107 they use image translation methods (e.g. pix2pix [9]) to output new images with red channels filled  
108 and indirectly solve the EDA tasks.

109 The cutting-edge LHNN [14], however, converts the circuits into lattice networks [15] instead of  
 110 images, where each grid serves as an internal node in the network and each net, as an external node, is  
 111 connected to the grids it covers geometrically. LHNN successfully enhances topological information  
 112 in geometrical method and achieves SOTA performance, but it can only handle congestion prediction  
 113 task and can only work on circuits with placement information.

### 114 3 Circuit Graph




Figure 3: Convert circuit design to Circuit Graph. (b): Take *cell-net* connections i.e. *pins* as *topo-edges*. (c)(d)(e): Link the geometrically close *cell*-pairs to construct *geom-edges*.

#### 115 3.1 Circuit Featurization

116 A circuit design is initially represented as a netlist composed of *cells*  $\mathcal{V}$  and *nets*  $\mathcal{U}$  (Fig.2(a)), and we  
 117 define  $\mathbf{X}_{\mathcal{V}}$ ,  $\mathbf{X}_{\mathcal{U}}$  to be their feature matrices.  $\mathbf{X}_{\mathcal{V}}$  mainly contains the size and degree (to *net*) of the  
 118 cells, and  $\mathbf{X}_{\mathcal{U}}$  stores the net span [14] and the degree (to *cell*).

119 Besides the basic attributes of *cells* and *nets*, the topology and geometry also play important roles in  
 120 featurizing the circuit designs. The *pins*  $\mathcal{P} \subseteq \mathcal{V} \times \mathcal{U}$  stand for the bipartite topology between *cells*  
 121  $\mathcal{V}$  and *nets*  $\mathcal{U}$ , and  $\mathbf{X}_{\mathcal{P}}$ , the feature matrix of  $\mathcal{P}$ , preserves their interaction details e.g. the signal  
 122 direction (input/output). After placement, the positions of *cells*  $\mathbf{p}_x, \mathbf{p}_y$  are obtained, which serve  
 123 as a major geometrical information. When carrying out deep learning on EDA, how to arrange the  
 124 features of circuit design varies according the downstream model.

125 The geometrical methods cut the circuit into smaller rectangles i.e. *grids*<sup>1</sup> and generate raw features  
 126 on them by synthesizing the positions of *cells*  $\mathbf{p}_x, \mathbf{p}_y$  along with *cells*' and *nets*' features  $\mathbf{X}_{\mathcal{V}}$ ,  $\mathbf{X}_{\mathcal{U}}$   
 127 and their connections  $\mathcal{P}$  (Fig.2(b)) [9, 14]:

128 **Definition 1** (Geometry-driven Circuit Featurization).  $\mathcal{F}_G = \{\mathbf{X}_{gr}\}$ , where  $\mathbf{X}_{gr} = \mathbb{R}^{C_x \times C_y \times D_{gr}}$  is  
 129 the feature matrix of grids. Note that  $C_x, C_y$  are the column and row numbers of grids and  $D_{gr}$  is  
 130 the dimension of grids' raw features.

131 The *grid* feature  $\mathbf{X}_{gr}$  mainly includes pin density and net density [7]. As the structure of  $\mathbf{X}_{gr}$  is  
 132 similar to RGB channels of image data, CV models (e.g. CNN[9]) can be easily adopted to handle  
 133 EDA tasks where geometrical information are provided as input.

134 The topological methods prefer to construct the circuit design as a bipartite graph (Def.2) [12]:

135 **Definition 2** (Topology-driven Circuit Featurization).  $\mathcal{F}_T = \{\mathcal{V}, \mathcal{U}, \mathcal{P}, \mathbf{X}_{\mathcal{V}}, \mathbf{X}_{\mathcal{U}}, \mathbf{X}_{\mathcal{P}}\}$ , where *cells*  
 136  $\mathcal{V}$  and *nets*  $\mathcal{U}$  are two types of vertices, and *pins*  $\mathcal{P}$  are the edges connecting them.

137 However,  $\mathcal{F}_T$  is usually simplified as a homogeneous graph, and is fed to some popular GNNs, such  
 138 as GAT (see Fig.2(c)(d) and Sec.2.1) [5, 6, 12], which leads to loss of heterogeneous information.

<sup>1</sup>In this paper, we use *grid* size  $32\mu\text{m} \times 40\mu\text{m}$ .

139 Note that the explicit raw features of *grid*, *cell*, *net* and *pin* are listed in Appendix A.

### 140 3.2 Definition of Circuit Graph

141 To better benefit from both the above two commonly used featurization system for circuit, we propose  
 142 a novel way to encode both the topological and geometrical information (when available) underlying  
 143 the circuits into a unified heterogeneous graph. As shown in Fig.3, we first take *pins* as *topo-edges*  
 144 ( $\mathcal{E}_T = \mathcal{P}$  and  $\mathbf{X}_{\mathcal{E}_T} = \mathbf{X}_{\mathcal{P}}$ ). Then we link the geometrically-close *cells* with *geom-edges*  $\mathcal{E}_G$  and  
 145 store the *cell*-pair distances in feature matrix  $\mathbf{X}_{\mathcal{E}_G}$ . Finally, we define Circuit Graph as follows:

146 **Definition 3** (Circuit Graph). A Circuit Graph  $\mathcal{G} = \{\mathcal{V}, \mathcal{U}, \mathcal{E}_T, \mathcal{E}_G, \mathbf{X}_{\mathcal{V}}, \mathbf{X}_{\mathcal{U}}, \mathbf{X}_{\mathcal{E}_T}, \mathbf{X}_{\mathcal{E}_G}\}$ , where  
 147  $\mathcal{V}, \mathcal{U}, \mathcal{E}_T \subseteq \mathcal{V} \times \mathcal{U}$ ,  $\mathcal{E}_G \subseteq \mathcal{V} \times \mathcal{V}$  refer to the set of cells, nets, topo-edges and geom-edges, respectively,  
 148 and  $\mathbf{X}_{\mathcal{V}}, \mathbf{X}_{\mathcal{U}}, \mathbf{X}_{\mathcal{E}_T}, \mathbf{X}_{\mathcal{E}_G}$  are their feature matrices.

149 To preserve the topological information, we completely inherit  $\mathcal{V}, \mathcal{U}, \mathcal{P}$  and their features from  $\mathcal{F}_T$  in  
 150 Def.2 rather than simplify them as homogeneous graphs with loss of heterogeneity. For geometrical  
 151 information, to avoid calculating all  $O(|\mathcal{V}|^2)$  *cell*-pairs’ distances and reduce time cost to  $O(|\mathcal{V}|)$ , we  
 152 split the *cells* by shifted windows[16] with size  $(w_x, w_y)$  and link the *cells* with up to  $c$  (named “link  
 153 capacity”) neighbouring *cells* located in the same window (see explicit steps in Appendix B.1). If  
 154 we need to handle the problem at the pre-placement phase such as the logic synthesis stage, we will  
 155 not have the *geom-edges* among the *cells* and will set  $\mathcal{E}_G = \emptyset$  for the representation learning phase,  
 156 which shows that Circuit Graph is compatible with circuits in logic synthesis stage.

157 Note that the time consumption of converting a circuit design into a Circuit Graph is  $O(|\mathcal{V}| + |\mathcal{U}| + |\mathcal{P}|)$ ,  
 158 which is linear to the scale of the circuit (see proof in Appendix B.2).

## 159 4 Circuit GNN

### 160 4.1 Overview

161 The framework of Circuit GNN is shown in Fig.4. We first input the Circuit Graph  $\mathcal{G}$  and initial-  
 162 ize the feature of *cells*  $\mathcal{V}$ , *nets*  $\mathcal{U}$ , *topo-edges*  $\mathcal{E}_T$  and *geom-edges*  $\mathcal{E}_G$  to hidden representations  
 163  $H_{\mathcal{V}}^{(0)}, H_{\mathcal{U}}^{(0)}, H_{\mathcal{E}_T}, H_{\mathcal{E}_G}$  with Multi-Layer Perceptrons (MLPs). Then deeper representations of *cells*  
 164 and *nets* are generated via  $L$  layers of circuit message-passing. Finally, the output *cell* and *net*  
 165 representations are used for downstream tasks after passing through task-adaptive readout layers.  
 166 Note that Circuit GNN’s model sensitivity is justified in Appendix D.




Figure 4: Framework of Circuit GNN. The topological messages between *cell* and *net* are passed through *topo-edge*, while the geometrical messages among *cells* are passed through *geom-edge*. Circuit GNN can be set to  $L$  layers.

## 167 4.2 Topo-Geom Message-passing

168 Inside each layer out of  $L$  Topo-Geom Message-passing layers, topological and geometrical informa-  
 169 tion are collected by passing messages through two types of heterogeneous edges ( $\mathcal{E}_T$  and  $\mathcal{E}_G$ ). Then,  
 170 the messages are used to update *cell* representations  $\mathbf{H}_V$  and *net* representations  $\mathbf{H}_U$ . In Topological  
 171 Message-passing, the messages between *cells*  $\mathcal{V}$  and *nets*  $\mathcal{U}$  are transmitted through *topo-edges*  $\mathcal{E}_T$ :

$$\mathbf{M}_V^{(l),topo} = \Phi_{msg}^{\mathcal{U} \xrightarrow{\mathcal{E}_T} \mathcal{V}}(\mathcal{U}, \mathcal{E}_T, \mathbf{H}_U^{(l)}, \mathbf{H}_{\mathcal{E}_T}) \quad \mathbf{M}_U^{(l)} = \Phi_{msg}^{\mathcal{V} \xrightarrow{\mathcal{E}_T} \mathcal{U}}(\mathcal{V}, \mathcal{E}_T, \mathbf{H}_V^{(l)}, \mathbf{H}_{\mathcal{E}_T}) \quad (1)$$

172 where  $l$  is the number of current layer and  $\Phi_{msg}^{\mathcal{U} \xrightarrow{\mathcal{E}_T} \mathcal{V}}$  is the message function which collects topo-  
 173 logical messages from *nets*  $\mathcal{U}$  and sends them to *cells*  $\mathcal{V}$  via *topo-edges*  $\mathcal{E}_T$  ( $\Phi_{msg}^{\mathcal{V} \xrightarrow{\mathcal{E}_T} \mathcal{U}}$  similarly). In  
 174 Geometrical Message-passing, we consider the *geom-edges*  $\mathcal{E}_G$  and collect geometrical messages for  
 175 *cells*  $\mathcal{V}$ :

$$\mathbf{M}_V^{(l),geom} = \Phi_{msg}^{\mathcal{V} \xrightarrow{\mathcal{E}_G} \mathcal{V}}(\mathcal{V}, \mathcal{E}_G, \mathbf{H}_V^{(l)}, \mathbf{H}_{\mathcal{E}_G}) \quad (2)$$

176 Then, we fuse the topological and geometrical messages and update the representations:

$$\mathbf{M}_V^{(l)} = \text{MaxPooling}(\mathbf{M}_V^{(l),geom}, \mathbf{M}_V^{(l),topo}) \quad (3)$$

177

$$\mathbf{H}_V^{(l+1)} = \Phi_{update}(\mathbf{H}_V^{(l)}, \mathbf{M}_V^{(l)}) \quad \mathbf{H}_U^{(l+1)} = \Phi_{update}(\mathbf{H}_U^{(l)}, \mathbf{M}_U^{(l)}) \quad (4)$$

178 where the update function  $\Phi_{update}(\mathbf{H}, \mathbf{M}) = \mathbf{H} + \text{Tanh}(\mathbf{M})$ .

179 The efficiency and the capability of perceiving heterogeneous information (e.g. the edge embeddings  
 180 in  $\mathcal{E}_T$  and  $\mathcal{E}_G$  which encode topological and geometrical information) should be considered when  
 181 designing the exact message functions  $\Phi_{msg}$ . In Topological Message-passing, inspired by [17], for  
 182 a *net*  $u$ , we fuse the representations of surrounding *cells*  $\{v | (v, u) \in \mathcal{E}_T\}$  and *topo-edges* connecting  
 183 them:

$$\Phi_{msg}^{\mathcal{E}_T \rightarrow \mathcal{U}}(\{\mathbf{h}_v^V, \mathbf{h}_{(v,u)}^{\mathcal{E}_T}\} | (v, u) \in \mathcal{E}_T) = \sum_{(v,u) \in \mathcal{E}_T} (\mathbf{W}_{\mathcal{E}_T \rightarrow \mathcal{U}} \mathbf{h}_{(v,u)}^{\mathcal{E}_T}) \odot (\mathbf{W}_{\mathcal{V} \rightarrow \mathcal{U}} \mathbf{h}_v^V) \quad (5)$$

184 where  $\mathbf{h}_v^V$  is the representation vector of *cell*  $v$ ,  $\mathbf{h}_{(v,u)}^{\mathcal{E}_T}$  is the representation vector of *topo-edge*  
 185 connecting  $v, u$ ,  $\mathbf{W}_{\mathcal{V} \rightarrow \mathcal{U}}$ ,  $\mathbf{W}_{\mathcal{E}_T \rightarrow \mathcal{U}}$  are learnable weight matrices and  $\odot$  is the element-wise multipli-  
 186 cation. As *topo-edge*'s representations have already been collected in  $\Phi_{msg}^{\mathcal{E}_T \rightarrow \mathcal{U}}$ , we only consider  
 187 *net*'s representations  $\mathbf{h}_u^U$  in the messages passed back to the *cells*, which speeds up message-passing  
 188 (because of less computation) with minor topological information loss:

$$\Phi_{msg}^{\mathcal{U} \xrightarrow{\mathcal{E}_T} \mathcal{V}}(\{\mathbf{h}_u^U | (v, u) \in \mathcal{E}_T\}) = \sum_{(v,u) \in \mathcal{E}_T} \mathbf{W}_{\mathcal{U} \rightarrow \mathcal{V}} \mathbf{h}_u^U \quad (6)$$

189 In Geometrical Message-passing, to enhance the geometrical information, the *geom-edge*'s represen-  
 190 tations are used to compute the edge weights when convolving the *cells*:

$$\Phi_{msg}^{\mathcal{V} \xrightarrow{\mathcal{E}_G} \mathcal{V}}(\{\mathbf{h}_{v^*}^V, \mathbf{h}_{(v,v^*)}^{\mathcal{E}_G}\} | (v, v^*) \in \mathcal{E}_G) = \sum_{(v,v^*) \in \mathcal{E}_G} (\mathbf{a}^\top \mathbf{h}_{(v,v^*)}^{\mathcal{E}_G}) \cdot \mathbf{W}_{\mathcal{V} \rightarrow \mathcal{V}} \mathbf{h}_{v^*}^V \quad (7)$$

191 where  $\mathbf{a}$  is a learnable weight vector and  $\mathbf{W}_{\mathcal{V} \rightarrow \mathcal{V}}$  is a learnable weight matrix.

192 **Discussion of Inference Time.** Assume that the hidden layer dimensions of *cell*, *net*, *topo-*  
 193 *edge*, *geom-edge* are  $F_V, F_U, F_{\mathcal{E}_T}, F_{\mathcal{E}_G}$ . The inference times of  $\Phi_{msg}^{\mathcal{U} \xrightarrow{\mathcal{E}_T} \mathcal{V}}$ ,  $\Phi_{msg}^{\mathcal{V} \xrightarrow{\mathcal{E}_T} \mathcal{U}}$ ,  $\Phi_{msg}^{\mathcal{E}_G \rightarrow \mathcal{V}}$  are  
 194  $O(|\mathcal{E}_T|(F_{\mathcal{E}_T} F_U + F_V F_U + F_U))$ ,  $O(|\mathcal{E}_T| F_U F_V)$ ,  $O(|\mathcal{E}_G|(F_{\mathcal{E}_G} + F_V^2))$ , respectively. The time com-  
 195 plexities of fusing (MaxPooling) and updating are  $O(|\mathcal{V}| F_V)$ ,  $O(|\mathcal{V}| F_V + |\mathcal{U}| F_U)$ , respectively. As  
 196 the dimensions are constant numbers and  $|\mathcal{E}_T| = O(|\mathcal{P}|)$ ,  $|\mathcal{E}_G| = O(|\mathcal{V}|)$  (see Appendix B.2), the  
 197 total inference time in one Topo-Geom Message-passing layer is  $O(|\mathcal{V}| + |\mathcal{U}| + |\mathcal{P}|)$ , which is linear  
 198 to the scale of input Circuit Graph. Therefore, our message-passing method can handle Circuit Graph  
 199 **with optimal efficiency**, and it is further demonstrated to be as fast as **CongestionNet**[5], a deep  
 200 GAT architecture, in Tab.1.

201 **4.3 Task-adaptive Readout**

202 After  $L$  iterations of message-passing, we read out the *cell* and *net* representations  $\mathbf{H}_V^{(L)}, \mathbf{H}_U^{(L)}$  to  
203 handle diverse downstream tasks on circuits. For tasks on Cell-level (e.g. congestion prediction for  
204 each *cell* [5]), to enhance the raw features, we concatenate the *cell* representation and its raw features  
205 and pass them through an MLP (similarly for Net-level tasks e.g. net length prediction [12]):

$$\hat{\mathbf{y}}_{\text{cell}} = \text{MLP}(\mathbf{H}_V^{(L)} \oplus \mathbf{X}_V) \quad \hat{\mathbf{y}}_{\text{net}} = \text{MLP}(\mathbf{H}_U^{(L)} \oplus \mathbf{X}_U) \quad (8)$$

206 However, Grid-level tasks (e.g. congestion prediction for each *grid* in chip map [9]) assign targets on  
207 each *grid*, which our model is not aware of. To enable model’s training and evaluation on these tasks,  
208 we generate an output representation on each *grid* by mean-pooling the representation of *cells* inside  
209 the *grid*:

$$\hat{\mathbf{y}}_{\text{grid}} = \text{MLP}(\hat{\mathbf{M}}\mathbf{H}_V^{(L)}) \quad (9)$$

210 where  $\hat{\mathbf{M}} \in \mathbb{R}^{C_x \times C_y \times |\mathcal{V}|}$  is the transformation matrix with  $\sum_k \hat{M}_{i,j,k} = 1, \forall i, j$ .

211 **5 Experiments**

212 **5.1 Tasks and Datasets**

213 **Congestion Prediction** is the task of predicting the routing congestion before the wires are routed  
214 in the detailed routing stage. It is widely used in placement tools to provide quick feedback about  
215 the quality of placement and avoid placement solutions with poor routability [18][19][20]. In  
216 order to identify and solve potential congested structures earlier, multiple works have attempted  
217 to predict cell-level congestion in logic synthesis stage, before cells are placed [6][21][22]. We  
218 conduct the experiment on ISPD2011<sup>2</sup>, which contains 12 VLSI designs in total. We use 10 de-  
219 signs (1/2/3/5/6/7/9/11/14/16) for training, design #18 for validation, and #19 for testing. We use  
220 DREAMPlace[18] to place cells and initialize the raw features of *cells*, *nets* and *grids*. NCTU-GR  
221 2.0[23], a popular global router, is used to generate the congestion targets on the grids. The congestion  
222 target of each *cell* is set as the value of the grid it is located in. For congestion prediction in logic  
223 synthesis stage, we only use the topology of the circuits and the geometry-insensitive features. For  
224 prediction in placement, we additionally use the *cells*’ positions generated by DREAMPlace.

225 Similar to [6], we compare the prediction and ground-truth in Pearson/Spearman/Kendall correlation  
226 on both Cell-level and Grid-level. We also divide the congestion values to  $[0, 0.9]$  and  $(0.9, \infty)$  and  
227 use precision/recall/F1-score to further evaluate their ability of identifying congestion [14].

228 **Net Wirelength Prediction** aims to deduce the wire length of each *net*, which is an important  
229 indicator of the eventual chip performance [24]. We use half-perimeter wirelength (HPWL) as the  
230 wirelength estimator, which is the most commonly used method for wirelength calculation [2]. We  
231 conduct the experiment on DAC2012<sup>3</sup>, where we use 7 designs (3/6/7/9/11/12/14) for training, design  
232 #16 for validation and #19 for testing. DREAMPlace[18] is used to generate the targets for every *net*.  
233 The featurization of circuits in both stages is the same with **Congestion Prediction** mentioned above.

234 As the regression targets of wirelength range from 0 to about 25k, we take the  $\log_{10}$  of them to make  
235 the distribution of targets more smoothing. We evaluate the results in Pearson/Spearman/Kendall  
236 correlation as well as Mean Average Error (MAE) and Root Mean Square Error (RMSE).

237 **Transfer Task** To evaluate baselines’ transferability, we conduct an experiment in Appendix G.

238 **5.2 Baselines and Settings**

239 When conducting the two tasks above, we compare our model with the following base-  
240 lines. Traditional machine learning methods include **MLP**, typical graph representation models

<sup>2</sup>[http://www.ispd.cc/contests/11/ispd2011\\_contest.html](http://www.ispd.cc/contests/11/ispd2011_contest.html)

<sup>3</sup>[http://archive.sigda.org/dac2012/contest/dac2012\\_contest.html](http://archive.sigda.org/dac2012/contest/dac2012_contest.html)

241 **GCN**[25]/**GAT**[11]/**GraphSAGE**[26] and **pix2pix**[9]/**MPNN**[10], a typical image translation model  
 242 in CV. We also carry out results on EDA-customized machine learning models: (1) **CongestionNet**[5],  
 243 a multi-layer graph attentive architecture designed to predict circuit congestion; (2) **Net<sup>2f</sup>/Net<sup>2a</sup>**[12],  
 244 pre-placement net representation models with customized GNN; (3) **LHNN**[14]: a geometrical  
 245 congestion prediction method supplied with topological information i.e. net span. To further validate  
 246 our model’s ability to fuse the topological and geometrical information, we test two variants of our  
 247 model: **Ours (w/o. geom.)** which throws all *geom-edges* and **Ours (w/o. topo.)** which throws all  
 248 *topo-edges* in Circuit Graph (Def.3).

249 For cited methods, we use their default model settings. For Circuit GNN, we set hidden layer  
 250 dimensions of *cell*, *net*, *topo-edge*, *geom-edge* ( $F_Y, F_U, F_{E_T}, F_{E_G}$ ) = (64, 128, 8, 4) and message  
 251 passing layers  $L = 2$ . We have default settings of window size  $(w_x, w_y) = (32, 40)$  and link capacity  
 252  $c = 5$ , and their parameter sensitivity is tested in Appendix C to show the robustness of our model.  
 253 When training our model with Adam Optimizer, we use learning rate  $\gamma = 0.0002$ , learning rate  
 254 decay  $\Delta\gamma = 0.02$ , weight decay  $\eta = 0.0002$  and training epoch  $e = 100$ .

### 255 5.3 Result of Congestion Prediction

Table 1: Congestion prediction result in logic synthesis stage

Baseline	Time (s/epoch)	Cell-level			Grid-level		
		pearson	spearman	kendall	pearson	spearman	kendall
GCN	9.43	0.777	0.265	0.199	0.221	0.366	0.260
GraphSAGE	11.79	0.776	0.252	0.188	0.208	0.375	0.268
GAT	13.90	0.777	0.267	0.200	0.215	0.399	0.280
CongestionNet	22.31	0.777	0.269	0.200	0.277	0.394	0.280
MPNN	116.24	<b>0.780</b>	<b>0.289</b>	<b>0.217</b>	0.292	0.458	0.319
Ours (w/o. geom.)	21.62	0.779	<b>0.289</b>	<b>0.217</b>	<b>0.315</b>	<b>0.468</b>	<b>0.329</b>

Table 2: Congestion prediction result in placement stage (in correlation)

Baseline	Time (s/epoch)	Cell-level			Grid-level		
		pearson	spearman	kendall	pearson	spearman	kendall
GAT (w. geom.)	16.21	0.777	0.263	0.197	0.210	0.397	0.279
pix2pix	4.46	-	-	-	0.562	0.554	0.392
LHNN	305.47	-	-	-	<b>0.703</b>	0.695	0.540
Ours (w/o. topo.)	21.54	0.883	0.713	0.573	0.684	0.730	0.536
Ours	27.07	<b>0.887</b>	<b>0.714</b>	<b>0.575</b>	0.697	<b>0.770</b>	<b>0.577</b>




Figure 5: Visualization of congestion maps of circuit ispd2011/superblue19 produced by the baselines.

256 We first evaluate the congestion prediction result on circuits in logic synthesis stage when geometric  
 257 information is not available (Tab.1). Then we perform the same task in placement stage as shown in  
 258 Tab.2 and Tab.15 (in Appendix). Note that geometrical methods **pix2pix** and **LHNN** are not aware of  
 259 *cells* in circuit design, so they are not evaluated on Cell-level. **GAT (w. geom.)** is regular GAT with  
 260 *cell* positions as additional features.

261 The results show that: (1) In logic synthesis stage, our method with only *topo-edges* achieves the  
 262 best performance (16.7% over cutting-edge **CongestionNet**) with a similar time cost compared to  
 263 traditional GNN models (5x faster than **MPNN** which has a time-expensive and underused edge  
 264 function for netlist input). (2) In placement stage, our method beats the cutting-edge **LHNN** in most  
 265 metrics (5.6% on average) while taking only one-tenth of the run-time. The superior performance of  
 266 our model is primarily attributed to the fusion of both topological and geometrical information.

267 Fig.5 visualizes the predicted congestion values using different methods. Compared to vision-based  
 268 method [9] and lattice network-based method [15], our proposed method can generate finer congestion  
 269 prediction with better discriminability.

## 270 5.4 Result of Net Wirelength Prediction

Table 3: Net wirelength prediction in placement stage ( $\downarrow$  means “lower is better”)

Baseline	Time (s/epoch)	pearson	spearman	kendall	MAE $\downarrow$	RMSE $\downarrow$
MLP	2.22	0.493	0.547	0.415	0.626	0.819
Net <sup>2f</sup>	10.42	0.517	0.635	0.525	0.615	0.825
Net <sup>2a</sup>	19.83	0.632	0.656	0.553	0.614	0.821
LHNN	260.00	0.801	0.796	0.603	0.581	0.780
Ours	14.79	<b>0.848</b>	<b>0.835</b>	<b>0.646</b>	<b>0.483</b>	<b>0.683</b>




Figure 6: Scattering the models’ output (axis-y) and ground-truth (axis-x) (placement stage).

271 The result of net wirelength prediction is shown in Tab.14 (logic synthesis stage, in Appendix),  
 272 Tab.3 and Fig.6 (placement stage). We obtain LHNN’s result on this task by reading out its net  
 273 representations generated in the intermediate stage. The result shows that our model achieves SOTA  
 274 performance (16.9% error gain) with similar time cost to **Net<sup>2f</sup>** and **Net<sup>2a</sup>**.

## 275 6 Conclusion and Future Work

276 We present a versatile graph neural network to facilitate EDA circuit design process. To this end, we  
 277 design a heterogeneous graph, Circuit Graph, to integrate topological and geometrical information  
 278 into a unified data structure, based on which we further propose a message-passing and fusion  
 279 approach named Circuit GNN. It is the first circuit representation method applied to multiple EDA  
 280 tasks and stages. By integrating multi-source information, Circuit Graph outperforms previous  
 281 methods in prediction performance and computation time. Our work further supports the EDA  
 282 process “shift-left”, a new future direction that aims to speed-up circuit design by deeply combining  
 283 artificial intelligence in all EDA tool chains.

284 **Limitations** Although AI for EDA becomes a hot research topic recently and some deep learning-  
 285 driven techniques have been adopted in the main-stream EDA tools (Cadence, Synopsys, etc.), there  
 286 is still a gap between the novel machine learning algorithms and their application in commercial tools.  
 287 Moreover, in early EDA stages, other circuit representations like data-flow graph or And-Inverter  
 288 Graph (AIG) graph might be used. As the meaning of nodes and edges in these graphs are different  
 289 from netlist graph used in the paper, our method might not apply to these graphs in early EDA stages.

290 **Societal Impact.** Our solution explores dual-stage circuit representation to serve various EDA  
 291 downstream tasks, which have limited societal impact. Whatever, there is a minimal possibility of  
 292 misuse that violate some ethics of life science.

## References

- 293
- 294 [1] Ismail Bustany, David Chinnery, Joseph Shinnerl, and Vladimir Yutsis. Ispd 2015 benchmarks  
295 with fence regions and routing blockages for detailed-routing-driven placement. 04 2015.
- 296 [2] A. Mirhoseini, A. Goldie, M. Yazgan, and J. Jiang. A graph placement methodology for fast  
297 chip design. In *Nature* 594, page 207–212, 2021.
- 298 [3] Ruoyu Cheng and Junchi Yan. On joint learning for solving placement and routing in chip  
299 design. In M. Ranzato, A. Beygelzimer, Y. Dauphin, P.S. Liang, and J. Wortman Vaughan,  
300 editors, *Advances in Neural Information Processing Systems*, volume 34, pages 16508–16519.  
301 Curran Associates, Inc., 2021.
- 302 [4] Daniela Sánchez Lopera, Lorenzo Servadei, Gamze Naz Kiprit, Souvik Hazra, Robert Wille,  
303 and Wolfgang Ecker. A survey of graph neural networks for electronic design automation. In  
304 *2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)*, pages 1–6, 2021.
- 305 [5] Robert Kirby, Saad Godil, Rajarshi Roy, and Bryan Catanzaro. Congestionnet: Routing  
306 congestion prediction using deep graph neural networks. In *2019 IFIP/IEEE 27th International  
307 Conference on Very Large Scale Integration (VLSI-SoC)*, pages 217–222, 2019.
- 308 [6] Amur Ghose, Vincent Zhang, Yingxue Zhang, Dong Li, Wulong Liu, and Mark Coates. Gen-  
309 eralizable cross-graph embedding for gnn-based congestion prediction. In *2021 IEEE/ACM  
310 International Conference On Computer Aided Design (ICCAD)*, pages 1–9, 2021.
- 311 [7] Mohamed Baker Alawieh, Wuxi Li, Yibo Lin, Love Singhal, Mahesh A. Iyer, and David Z.  
312 Pan. High-definition routing congestion prediction for large-scale fpgas. In *2020 25th Asia and  
313 South Pacific Design Automation Conference (ASP-DAC)*, pages 26–31, 2020.
- 314 [8] Cunxi Yu and Zhiru Zhang. Painting on placement: Forecasting routing congestion using  
315 conditional generative adversarial nets. In *2019 56th ACM/IEEE Design Automation Conference  
316 (DAC)*, pages 1–6, 2019.
- 317 [9] Zhonghua Zhou, Ziran Zhu, Jianli Chen, Yuzhe Ma, Bei Yu, Tsung-Yi Ho, Guy Lemieux, and  
318 Andre Ivanov. Congestion-aware global routing using deep convolutional generative adversarial  
319 networks. In *2019 ACM/IEEE 1st Workshop on Machine Learning for CAD (MLCAD)*, pages  
320 1–6, 2019.
- 321 [10] Justin Gilmer, Samuel S. Schoenholz, Patrick F. Riley, Oriol Vinyals, and George E. Dahl.  
322 Neural message passing for quantum chemistry. In Doina Precup and Yee Whye Teh, edi-  
323 tors, *Proceedings of the 34th International Conference on Machine Learning*, volume 70 of  
324 *Proceedings of Machine Learning Research*, pages 1263–1272. PMLR, 06–11 Aug 2017.
- 325 [11] Petar Veličković, Guillem Cucurull, Arantxa Casanova, Adriana Romero, Pietro Liò, and Yoshua  
326 Bengio. Graph attention networks. In *International Conference on Learning Representations*,  
327 2018.
- 328 [12] Zhiyao Xie, Rongjian Liang, Xiaoqing Xu, Jiang Hu, Chen-Chia Chang, Jingyu Pan, and Yiran  
329 Chen. Pre-placement net length and timing estimation by customized graph neural network.  
330 *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, pages 1–1,  
331 2022.
- 332 [13] Zhiyao Xie, Yu-Hung Huang, Guan-Qi Fang, Haoxing Ren, Shao-Yun Fang, Yiran Chen, and  
333 Jiang Hu. Routenet: Routability prediction for mixed-size designs using convolutional neural  
334 network. In *2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*,  
335 pages 1–8, 2018.
- 336 [14] Bowen Wang, Guibao Shen, Dong Li, Jianye Hao, Wulong Liu, Yu Huang, Hongzhong Wu,  
337 Yibo Lin, Guangyong Chen, and Pheng Ann Heng. Lhnn: Lattice hypergraph neural network  
338 for vlsi congestion prediction, 2022.

- 339 [15] Seungil You, David Ding, Kevin Canini, Jan Pfeifer, and Maya Gupta. Deep lattice networks  
340 and partial monotonic functions. In I. Guyon, U. Von Luxburg, S. Bengio, H. Wallach, R. Fergus,  
341 S. Vishwanathan, and R. Garnett, editors, *Advances in Neural Information Processing Systems*,  
342 volume 30. Curran Associates, Inc., 2017.
- 343 [16] Ze Liu, Yutong Lin, Yue Cao, Han Hu, Yixuan Wei, Zheng Zhang, Stephen Lin, and Baining  
344 Guo. Swin transformer: Hierarchical vision transformer using shifted windows. In *2021*  
345 *IEEE/CVF International Conference on Computer Vision (ICCV)*, pages 9992–10002, 2021.
- 346 [17] K. T. Schütt, P.-J. Kindermans, H. E. Saucedo, S. Chmiela, A. Tkatchenko, and K.-R. Müller.  
347 Schnet: A continuous-filter convolutional neural network for modeling quantum interactions.  
348 NIPS’17, page 992–1002, Red Hook, NY, USA, 2017. Curran Associates Inc.
- 349 [18] Yibo Lin, Zixuan Jiang, Jiaqi Gu, Wuxi Li, Shounak Dhar, Haoxing Ren, Bruce Khailany, and  
350 David Z. Pan. Dreamplace: Deep learning toolkit-enabled gpu acceleration for modern vlsi  
351 placement. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*,  
352 40(4):748–761, 2021.
- 353 [19] Tao Lin and Chris Chu. Polar 2.0: An effective routability-driven placer. In *Proceedings of the*  
354 *51st Annual Design Automation Conference*, 2014.
- 355 [20] Chen Li, Min Xie, Cheng-Kok Koh, Jason Cong, and Patrick H Madden. Routability-driven  
356 placement and white space allocation. *IEEE Transactions on Computer-aided design of Inte-*  
357 *grated Circuits and Systems*, 2007.
- 358 [21] Tanuj Jindal, Charles J Alpert, Jiang Hu, Zhuo Li, Gi-Joon Nam, and Charles B Winn. De-  
359 tecting tangled logic structures in vlsi netlists. In *Proceedings of the 47th Design Automation*  
360 *Conference*, 2010.
- 361 [22] Prabhakar Kudva, Andrew Sullivan, and William Dougherty. Metrics for structural logic  
362 synthesis. In *IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD*  
363 *2002.*, 2002.
- 364 [23] Wen-Hao Liu, Wei-Chun Kao, Yih-Lang Li, and Kai-Yuan Chao. Nctu-gr 2.0: Multithreaded  
365 collision-aware global routing with bounded-length maze routing. *IEEE Transactions on*  
366 *Computer-Aided Design of Integrated Circuits and Systems*, 32(5):709–722, 2013.
- 367 [24] A.E. Caldwell, A.B. Kahng, S. Mantik, I.L. Markov, and A. Zelikovsky. On wirelength estima-  
368 tions for row-based placement. *IEEE Transactions on Computer-Aided Design of Integrated*  
369 *Circuits and Systems*, 1999.
- 370 [25] Thomas Kipf and Max Welling. Semi-supervised classification with graph convolutional  
371 networks. *ArXiv*, abs/1609.02907, 2017.
- 372 [26] William L. Hamilton, Rex Ying, and Jure Leskovec. Inductive representation learning on large  
373 graphs. In *Proceedings of the 31st International Conference on Neural Information Processing*  
374 *Systems, NIPS’17*, page 1025–1035, Red Hook, NY, USA, 2017. Curran Associates Inc.
- 375 [27] Tong Xia, Junjie Lin, Yong Li, Jie Feng, Pan Hui, Funing Sun, Diansheng Guo, and Depeng Jin.  
376 3dgc: 3-dimensional dynamic graph convolutional network for citywide crowd flow prediction.  
377 *ACM Trans. Knowl. Discov. Data*, 15(6), jun 2021.
- 378 [28] Shuwen Yang, Ziyao Li, Guojie Song, and Lingsheng Cai. Deep molecular representation learn-  
379 ing via fusing physical and chemical information. In M. Ranzato, A. Beygelzimer, Y. Dauphin,  
380 P.S. Liang, and J. Wortman Vaughan, editors, *Advances in Neural Information Processing*  
381 *Systems*, volume 34, pages 16346–16357. Curran Associates, Inc., 2021.

382 **Checklist**

- 383 1. For all authors...
- 384 (a) Do the main claims made in the abstract and introduction accurately reflect the paper’s  
385 contributions and scope? [Yes]
- 386 (b) Did you describe the limitations of your work? [Yes] In section 6 **Limitations**.
- 387 (c) Did you discuss any potential negative societal impacts of your work? [Yes] In section  
388 6 **Societal Impact**.
- 389 (d) Have you read the ethics review guidelines and ensured that your paper conforms to  
390 them? [Yes]
- 391 2. If you are including theoretical results...
- 392 (a) Did you state the full set of assumptions of all theoretical results? [N/A]
- 393 (b) Did you include complete proofs of all theoretical results? [Yes] In appendix B.2
- 394 3. If you ran experiments...
- 395 (a) Did you include the code, data, and instructions needed to reproduce the main experi-  
396 mental results (either in the supplemental material or as a URL)? [Yes] see the hyper  
397 links in experiment and supplemental material
- 398 (b) Did you specify all the training details (e.g., data splits, hyperparameters, how they  
399 were chosen)? [Yes]
- 400 (c) Did you report error bars (e.g., with respect to the random seed after running experi-  
401 ments multiple times)? [No] The datasets are so big (contain million of samples) that  
402 running on multiple data splits with different random seeds is not necessary.
- 403 (d) Did you include the total amount of compute and the type of resources used (e.g., type  
404 of GPUs, internal cluster, or cloud provider)? [Yes] on NVIDIA RTX 3090
- 405 4. If you are using existing assets (e.g., code, data, models) or curating/releasing new assets...
- 406 (a) If your work uses existing assets, did you cite the creators? [Yes] see Section 5.1
- 407 (b) Did you mention the license of the assets? [N/A]
- 408 (c) Did you include any new assets either in the supplemental material or as a URL? [N/A]  
409
- 410 (d) Did you discuss whether and how consent was obtained from people whose data you’re  
411 using/curating? [Yes] from GitHub limbo018/DREAMPlace
- 412 (e) Did you discuss whether the data you are using/curating contains personally identifiable  
413 information or offensive content? [Yes] no such content inside our data
- 414 5. If you used crowdsourcing or conducted research with human subjects...
- 415 (a) Did you include the full text of instructions given to participants and screenshots, if  
416 applicable? [N/A]
- 417 (b) Did you describe any potential participant risks, with links to Institutional Review  
418 Board (IRB) approvals, if applicable? [N/A]
- 419 (c) Did you include the estimated hourly wage paid to participants and the total amount  
420 spent on participant compensation? [N/A]

421 **A Featurization**

422 The featurization of *grid*, *cell*, *net* and *pin* is shown in Tab.4/5/6/7.

Table 4: *Grid Features*

Name	Type	Description
net density	$\mathbb{R}^2$	the density of <i>nets</i> in each <i>grid</i> (horizontally and vertically) [7]
pin density	$\mathbb{R}$	the density of <i>pins</i> in each <i>grid</i> [7]
node density	$\mathbb{R}$	the density of <i>cells</i> in each <i>grid</i> [7]

Table 5: *Cell Features*

Name	Type	Description
size	$\mathbb{R}^2$	width & height of the <i>cell</i>
degree	$\mathbb{N}$	# of <i>nets</i> connected with the <i>cell</i>

423 When conducting experiments on circuits in placement stage, grid features in Tab.4 are borrowed to  
 424 supply node features by assigning each node with the features of the grid it’s located in.

Table 6: *Net Features*

Name	Type	Description
degree	$\mathbb{N}$	# of <i>cells</i> connected with the <i>net</i>
span	$\mathbb{N}^2$	# of <i>grids</i> the <i>net</i> covers horizontally and vertically [14]

425 Note that the feature **span** is only available in placement stage.

Table 7: *Pin Features*

Name	Type	Description
pin offset	$\mathbb{R}^2$	the offset position of the <i>cell</i> (horizontally and vertically)
signal direction	0/1	this <i>pin</i> input/output signal to the <i>cell</i>

## 426 B Graphization of Circuit Design

### 427 B.1 Graphize Geometrical Information

428 For circuit designs in placement stage, a universal solution of graphizing geometry is to link the  
 429 *cell*-pairs whose distances are lower than a threshold  $\delta$  [27]:

$$\hat{\mathcal{E}}_G = \{(i, j) | i, j \in \mathcal{V} \wedge \sqrt{(\tilde{\mathbf{p}}_x[i] - \tilde{\mathbf{p}}_x[j])^2 + (\tilde{\mathbf{p}}_y[i] - \tilde{\mathbf{p}}_y[j])^2} < \delta\} \quad (10)$$

$$\tilde{\mathbf{p}}_x = \mathbf{p}_x + \mathbf{s}_x/2 \quad \tilde{\mathbf{p}}_y = \mathbf{p}_y + \mathbf{s}_y/2$$

430 where  $(\tilde{\mathbf{p}}_x[i], \tilde{\mathbf{p}}_y[i])$  is the position of *i*-th *cell*’s center, and  $\mathbf{s}_x, \mathbf{s}_y$  are the width/height of *cells*.  
 431 However, the time cost of this solution is  $O(|\mathcal{V}|^2)$  and makes it unpractical for very large circuits  
 432 with millions of *cells* and *nets*.

433 To accelerate the geometry graphization, we cut the circuit into windows with size  $(w_x, w_y)$ , scatter  
 434 the *cells* into the windows and link the *cells* appearing in the same window, as it shows in Fig.7. Note  
 435 that every *cell* has its 2D structure and may appear in multiple windows e.g. *cell* 4 in Fig.7(b).

436 However, it is still possible that two adjacent *cells* are incidentally split into different windows and  
 437 can’t get linked e.g. *cell* 2 and 3 in Fig.7(b). To avoid this, we shift the windows by  $w_x/2$  horizontally  
 438 or  $w_y/2$  vertically and add new links (see Fig.7(c)(d)(e)). Finally, as it shows in Fig.7(f), we get  
 439 *geom-edges*  $\mathcal{E}_G$ :




Figure 7: Link the adjacent *cells* by scattering them into shift windows.

$$\mathcal{E}_G = \{(i, j) | i, j \in \mathcal{V} \wedge i, j \text{ appear in the same window}\} \quad (11)$$

440  $\mathcal{E}_G$  is actually a sampling of the *cell*-pairs with distance lower than  $\delta = \sqrt{w_x^2 + w_y^2}$ , and the possibility  
 441 of being sampled is inversely proportional to their distance. However, the time consumption of  
 442 constructing  $\mathcal{E}_G$  is still  $O(|\mathcal{V}|^2/|\mathcal{W}|^4)$ . To further lower the consumption, for every *cell*  $i$ , we only  
 443 link it to at most  $c$  others appearing in the same window and produce an  $\mathcal{E}_G^* \subseteq \mathcal{E}_G$  to substitute  $\mathcal{E}_G$ .  
 444 As  $c$  is a constant, the time cost of constructing  $\mathcal{E}_G^*$  is  $O(|\mathcal{V}|)$  (see proof in Appendix.B.2). To further  
 445 enhance the information in *geom-edges*, we store the *cell*-pair distances as raw features in  $\mathcal{E}_G$ .

446 To show the robustness of our geometry graphization method, we test the sensitivity of window size  
 447  $(w_x, w_y)$  and link capacity  $c$  in Sec.C

## 448 B.2 Time Consumption

449 Inside a circuit design, despite of several “macros” occupying the margins (see Fig.5a for example),  
 450 most *cells* are not big enough to appear in multiple windows in Fig.7, and they are normally  
 451 distributed to the windows to avoid placement conflicts [2]. Therefore, we assume that the average  
 452 number of *cells* appear in a window is  $|\mathcal{V}|/|\mathcal{W}|$ . The time consumption of constructing  $\mathcal{E}_G^*$  is  
 453  $4|\mathcal{W}| \cdot \left(\frac{|\mathcal{V}|}{|\mathcal{W}|} \cdot c\right) = 4c|\mathcal{V}| = O(|\mathcal{V}|)$ .

454 Moreover, the time costs of constructing  $\mathcal{V}, \mathcal{U}, \mathcal{E}_T$  are  $O(|\mathcal{V}|), O(|\mathcal{U}|), O(|\mathcal{P}|)$  respectively, so we  
 455 can produce circuit graph  $\mathcal{G}$  in  $O(|\mathcal{V}| + |\mathcal{U}| + |\mathcal{P}|)$ .

<sup>4</sup> $|\mathcal{W}|$  is the average # of windows after splitting the circuit.

456 **C Parameter Sensitivity Experiment**

Table 8: Congestion prediction result in placement stage under different window size  $(w_x, w_y)$

$(w_x, w_y)$	Time (s/epoch)	Cell-level			Grid-level		
		pearson	spearman	kendall	pearson	spearman	kendall
(8,10)	28.46	<b>0.889</b>	0.721	0.584	0.692	0.742	0.549
(16,20)	27.85	<b>0.889</b>	<b>0.729</b>	<b>0.591</b>	0.694	0.740	0.547
(32,40)	27.07	0.887	0.714	0.575	0.697	<b>0.770</b>	<b>0.577</b>
(64,80)	23.96	0.888	0.717	0.578	<b>0.698</b>	0.762	0.570
(128,160)	25.06	0.888	0.724	0.584	0.694	0.758	0.564

Table 9: Congestion prediction result in placement stage under different link capacity  $c$

$c$	Time (s/epoch)	Cell-level			Grid-level		
		pearson	spearman	kendall	pearson	spearman	kendall
2	23.97	<b>0.889</b>	0.724	0.586	0.695	0.742	0.549
5	27.07	0.887	0.714	0.575	<b>0.697</b>	<b>0.770</b>	<b>0.577</b>
10	29.15	0.881	0.707	0.569	0.694	0.762	0.566
20	30.96	<b>0.889</b>	<b>0.725</b>	<b>0.587</b>	<b>0.697</b>	0.745	0.552

457 We test the sensitivity of window size  $(w_x, w_y)$  and link capacity  $c$ , as it shows in Tab.8 and Tab.9.  
 458 The results indicate that the choice of these hyper-parameters has little influence on the model’s  
 459 function, so the robustness of Circuit GNN is claimed.

460 **D Model Sensitivity Experiment**

461 **D.1 Message Function**

462 **The choice of  $\Phi_{msg}^{\mathcal{V} \xrightarrow{\varepsilon_T} \mathcal{U}}$  and  $\Phi_{msg}^{\mathcal{U} \xrightarrow{\varepsilon_T} \mathcal{V}}$**  On the one hand, there are usually more geom-edges than  
 463 topo-edges in Circuit Graph (3.4M geom-edges and 1.9M topo-edges in *superblue19*), so we use  
 464 edge-weight summation rather than inner product, which is  $F_{\mathcal{U}}$  (hidden dimension of net) times  
 465 more expansive in computation. On the other hand, it is also reasonable for geom-edges to use  
 466 edge-weight summation because geometrically closer cells have a stronger relationship. Still, we test  
 467 the performance when topo-edges use edge-weight summation (**topo. e.**) or geom-edges use inner  
 468 product (**geom. i.**):

Table 10: Result of exchanging topological and geometrical message functions.

Baseline	Time (s/epoch)	Node-level			Grid-level		
		pearson	spearman	kendall	pearson	spearman	kendall
topo. e.	25.35	0.886	0.707	0.570	0.694	0.743	0.552
geom. i.	37.71	0.886	<b>0.717</b>	<b>0.579</b>	0.689	0.734	0.542
Ours	27.07	<b>0.887</b>	0.714	0.575	<b>0.697</b>	<b>0.770</b>	<b>0.577</b>

469 **D.2 Information Fusing Strategy**

470 We hope to keep most of the informative values when fusing the topological and geometrical  
 471 information, while sum-pooling and mean-pooling may revise them. Concatenation is not considered  
 472 because we hope to keep the same hidden dimension in each layer. The results below show that

473 using sum-pooling and mean-pooling has worse spearman & kendall (Grid-level) and only marginal  
 474 improvement in other metrics:

Table 11: Result of different information fusing functions.

Baseline	Time (s/epoch)	Node-level			Grid-level		
		pearson	spearman	kendall	pearson	spearman	kendall
Ours (sum pool)	29.00	0.887	<b>0.717</b>	<b>0.580</b>	<b>0.699</b>	0.756	0.564
Ours (mean pool)	29.38	<b>0.888</b>	0.715	0.577	0.697	0.755	0.563
Ours	27.07	0.887	0.714	0.575	0.697	<b>0.770</b>	<b>0.577</b>

### 475 D.3 Readout Representation

476 We concatenate the raw features to enrich the representations. The results below show that excluding  
 477 raw features only causes a marginal performance drop:

Table 12: Result of removing raw features in readout representation.

Baseline	Time (s/epoch)	Node-level			Grid-level		
		pearson	spearman	kendall	pearson	spearman	kendall
Ours (w/o. raw feat.)	27.45	<b>0.892</b>	0.713	0.574	0.697	0.759	0.567
Ours	27.07	0.887	<b>0.714</b>	<b>0.575</b>	<b>0.697</b>	<b>0.770</b>	<b>0.577</b>

### 478 D.4 Position Encoding

479 Directly encoding the cell positions as features leads to very bad generalization because raw 3D  
 480 positions do not satisfy translation and rotation invariances[28]. Here are the results: (**Ours (pos.  
 481 encode)** is the modification we made which encodes the cell positions into node features instead of  
 482 using *geom-edges*.)

Table 13: Result of using direct position encoding and *geom-edges*.

Baseline	Time (s/epoch)	Node-level			Grid-level		
		pearson	spearman	kendall	pearson	spearman	kendall
GAT	13.90	0.777	0.267	0.200	0.215	0.399	0.280
GAT (pos. encode)	16.21	0.777	0.263	0.197	0.210	0.397	0.279
Ours (w/o. geom.)	21.62	0.779	0.289	0.217	0.315	0.468	0.329
Ours (pos. encode)	22.55	0.766	0.328	0.292	0.228	0.475	0.411
Ours	27.07	<b>0.887</b>	<b>0.714</b>	<b>0.575</b>	<b>0.697</b>	<b>0.770</b>	<b>0.577</b>

## 483 E Additional Experiment Tables

Table 14: Net wirelength prediction in logic synthesis stage ( $\downarrow$  means “lower is better”)

Baseline	Time (s/epoch)	pearson	spearman	kendall	MAE $\downarrow$	RMSE $\downarrow$
MLP	2.16	0.150	0.192	0.096	0.633	0.854
Net <sup>2f</sup>	15.29	0.225	0.362	0.248	<b>0.606</b>	0.830
Net <sup>2a</sup>	16.75	0.172	0.227	0.153	0.614	<b>0.821</b>
Ours (w/o. geom.)	15.66	<b>0.484</b>	<b>0.547</b>	<b>0.418</b>	0.619	<b>0.821</b>

Table 15: Congestion prediction result in placement stage (in precision, recall and F1-score)

Baseline	Time (s/epoch)	Cell-level			Grid-level		
		precision	recall	F1-score	precision	recall	F1-score
GAT (w. geom.)	16.21	0.718	<b>1.000</b>	0.836	0.669	<b>1.000</b>	0.802
pix2pix	4.46	-	-	-	0.695	0.996	0.814
LHNN	305.47	-	-	-	0.807	0.907	0.855
Ours (w/o. topo.)	21.54	0.876	0.899	0.879	0.865	0.851	0.860
Ours	27.07	<b>0.884</b>	0.900	<b>0.892</b>	<b>0.887</b>	0.857	<b>0.872</b>

## 484 F Number of Parameters and Inference Time

485 The # of parameters and inference time on *superblue19* are listed below:

Table 16: # of parameters and inference time on congestion prediction in logic synthesis stage.

Model	GCN	GraphSAGE	GAT	CongestionNet	Ours (w/o geom.)
# parameter	205K	204K	205K	280K	426K
Inference Time (s)	2.74	2.69	3.18	2.99	3.09

Table 17: # of parameters and inference time on congestion prediction in placement stage.

Model	pix2pix	LHNN	Ours
# parameter	992K	54K	480K
Inference Time (s)	0.35	65.21	4.09

Table 18: # of parameters and inference time on wirelength prediction in logic synthesis stage.

Model	MLP	Net <sup>2f</sup>	Net <sup>2a</sup>	Ours (w/o geom.)
# parameter	4K	12K	37K	642K
Inference Time (s)	0.45	0.69	1.35	1.61

Table 19: # of parameters and inference time on wirelength prediction in placement stage.

Model	MLP	Net <sup>2f</sup>	Net <sup>2a</sup>	LHNN	Ours
# parameter	4K	13K	39K	54K	694K
Inference Time (s)	0.6	1.13	2.39	21.41	3.51

486 Note that it takes 226.2s for DREAMPlace to produce placement result of *superblue19* and 55.2s and  
 487 3.63 to output congestion and net length, respectively.

## 488 G Transfer Experiment

489 To further evaluate the representativeness of extracted GNN features, we first train Circuit  
 490 GNN/LHNN with Congestion Prediction task and then evaluate/fine-tune them with Wirelength  
 491 Prediction. Here are the experimental settings:

- 492 • For the **evaluation** setting, a different readout module is trained from scratch, but GNN’s  
 493 parameters are fixed.

- 494 • For the **fine-tuning** setting, a different readout module is trained from scratch, and GNN’s  
495 parameters are fine-tuned at the same time.
- 496 • For **evaluation & fine-tuning**, LHNN and Ours are only trained for 1/5 epochs of default  
497 setting, to show the transferability of learned features.

Table 20: Transfer experiment from congestion prediction to wirelength prediction. Results are evaluated in Grid-level.

<b>Baseline</b>	Time (s/epoch)	pearson	spearman	kendall
MLP	2.22	0.493	0.547	0.415
LHNN (evaluate)	192.45	0.689	0.715	0.563
Ours (evaluate)	9.55	<b>0.799</b>	<b>0.811</b>	<b>0.622</b>
LHNN (fine-tune)	248.96	0.805	0.794	0.612
Ours (fine-tune)	14.8	<b>0.842</b>	<b>0.829</b>	<b>0.639</b>
LHNN	260	0.801	0.796	0.603
Ours	14.79	0.848	0.835	0.646

498 The results show that the knowledge Circuit GNN learns from Congestion Prediction can be eas-  
499 ily transferred to another task (no matter for direct use or fine-tuning), while LHNN is weak in  
500 transferability.