

---

# The Policy-gradient Placement and Generative Routing Neural Networks for Chip Design

---

Anonymous Author(s)

Affiliation

Address

email

## Abstract

1 Placement and routing are two critical yet time-consuming steps of chip design in  
2 modern VLSI systems. Distinct from traditional heuristic solvers, this paper on  
3 one hand proposes an RL-based model for mixed-size macro placement, which  
4 differs from existing learning-based placers that often consider the macro by coarse  
5 grid-based mask. While the standard cells are placed via gradient-based GPU  
6 acceleration. On the other hand, a one-shot conditional generative routing model,  
7 which is composed of a special-designed input-size-adapting generator and a bi-  
8 discriminator, is devised to perform one-shot routing to the pins within each net,  
9 and the order of nets to route is adaptively learned. Combining these techniques,  
10 we develop a flexible neural pipeline, which to our best knowledge, is the first joint  
11 placement and routing network without involving any traditional heuristic solver.  
12 Experimental results on chip design benchmarks showcase the effectiveness of our  
13 approach, with code that will be made publicly available.

## 14 1 Introduction

15 The scale of integrated circuits (ICs) has been enlarged dramatically, posing a challenge to the  
16 scalability of existing Electronic Design Automation (EDA) technologies. The increasing circuit  
17 density raises additional issues for VLSI placers and routers as the component size of modern VLSI  
18 design continues to drop and on-chip connectivity becomes increasingly sophisticated. Due to  
19 growing on-chip connectivity, concentrated needs and restricted resources, modern designs are prone  
20 to congestion issues and wirelength minimization, which has become a critical task at every stage of  
21 the chip design process. Accordingly, placement and routing that physically arranges the locations  
22 and the routes of nets become more crucial in modern VLSI systems.

23 Placement and global routing<sup>1</sup> are two critical and time-consuming steps in chip design. On the one  
24 hand, the components of a netlist, including macros and standard cells, are mapped to positions on  
25 the chip layout by placement, with standard cells being basic logic cells (e.g. logic gates) and macros  
26 as functional blocks (e.g. SRAMs). Moreover, the increasingly extensive use of intellectual property  
27 (IP) modules and pre-designed macro blocks makes mixed-size placement an indispensable part of  
28 physical design. The goal of placement is to optimize power, performance, and area (PPA) metrics  
29 meanwhile obeying the constraints e.g. placement density and routing congestion.

30 Global routing, on the other hand, creates routing channels inside a layout based on the placement  
31 assignment by connecting pins of positioned IC components to a net while adhering to technological  
32 limits. It is tightly coupled with the placement task, as an excellent placement solution can result in  
33 better chip area utilization, timing performance, and routability etc. The objective of routing is to  
34 minimize total wirelength without violating the limits of congestion and critical timing.

---

<sup>1</sup>Same to the state-of-the-art methods [1] and other works, in this paper, we address the global routing problem, while the detailed routing involves more physical constraints, and is beyond the scope of this paper.

35 Differing from the traditional learning-free solvers for placement and routing, learning-based models  
36 are recently explored and applied to (macro) placement [2, 1] and routing [3], which are mostly based  
37 on reinforcement learning (RL). Like in vision, language and other domains, an end-to-end network  
38 is often welcomed for the possibility for global optimization of the whole system, while such pure  
39 neural networks for joint placement and routing remains unresolved in literature. In particular, there  
40 are two standing issues worth further study in this paper: i) the macros are of mixed-size with varying  
41 width/height [4], bringing difficulty to the discrete grid-based placement by (current reinforcement)  
42 learning; ii) the scale of grid size in routing dataset e.g. ISPD-07 [5] can be intractable for RL as  
43 currently its action has to be designed at the local grid point level [6] rather than generate the whole  
44 routing across grids in one shot. In this paper, we aim to develop a flexible (mixed-size friendly)  
45 approach. More ambitiously, we further aim to enable a pure neural pipeline with both learnable  
46 placement net and routing net. Specifically, the placement part is fulfilled by a policy gradient based  
47 RL method for macros by considering their sizes, followed with gradient-based optimization for  
48 placing stand cells. The routing part involves a conditional generative model to finish the routing  
49 across pins at net level. The highlights of this work are:

- 50 1) We propose a conditional generative routing network to perform routing, in one-shot for each  
51 net. In contrast, existing RL-based solvers [6] need to perform routing step by step at grid point  
52 level within each net, in a sequential and inefficient manner. Moreover, the order for nets to route is  
53 adaptively optimized by learning instead of a pre-fixed one as performed in existing routers.
- 54 2) We propose an RL-based model for learning mixed-size macro placement, which differs from  
55 existing learning-based placers [1, 2, 7] that often consider the macro by coarse grid-based mask. As  
56 such, the placement results are more realistic and require less post-processing to resolve collision.
- 57 3) Combining these techniques, we develop a neural network-based pipeline for placement and  
58 routing, which to our best knowledge, is the first pure neural networks for placement and routing<sup>2</sup>.
- 59 4) Experimental results on benchmarks show the relatively cost-efficiency (compared with RL-based  
60 routing solver [6]) and competitive performance. Source code will be made publicly available.

## 61 2 Related Work

62 For the inter-discipline nature of this paper, we briefly introduce the necessary background and related  
63 work to properly position our work with different communities from EDA to machine learning. Due to  
64 page limit, classical methods for placement and routing are presented in Appendix A.1.

65 **Learning-based Solvers for Placement.** Machine learning has recently been introduced which  
66 may help reduce the heuristics. [7] devises a cyclic framework between the reinforcement learning  
67 (RL) and SA modules, in which the RL module alters the relative spatial sequence between circuit  
68 components, while SA searches the solution space based on RL initialization. Following the seminal  
69 work [2] of learning sequential decision-making for macro placement, the method called DeepPlace  
70 in [1] proposes a joint learning technique for the placement and subsequent routing via RL.

71 **Learning-based Solvers for Routing.** The recent work [8] presents an attention-based RL method  
72 for obtaining pin order within each net (rather than net order in this paper which is of much larger  
73 size), followed by a classical pattern router. A DQN agent [6] is developed to decide on the routing  
74 direction on a grid graph at each step. It makes up a simple 12-element vector to represent the state of  
75 the environment. However, the model is trained on synthesized  $8 \times 8$  and  $16 \times 16$  grids, with no more  
76 than 50 nets that consist of 2 or 3 pins. To make the learning more scalable, a two-page preliminary  
77 work [9] formulates the routing of a net as an image-to-image translation and uses a variational  
78 auto-encoder (VAE) [10] model to generate the solution. However, the model is merely capable of  
79 handling a net with no more than three pins on a  $64 \times 64$  grid. Compared with classic routing solvers,  
80 existing RL-based methods can be much more time-consuming, making the end-to-end learning of  
81 both placement and routing nets very hard. Moreover, compared with [8] learning the pin order inside  
82 a net, we try to learn the order for routing at the net level which is new in literature.

83 **Generative Models for Placement and Routing.** There are emerging works on introducing gen-  
84 erative models for chip design. [11] proposes a generative adversarial network (GAN) [12] guided

---

<sup>2</sup>The recent work [1] also aims to achieve learning of both placement and routing, while for fast routing to  
achieve fast rollout for fitness evaluation, it runs a heuristic rip-up and reroute algorithm while we for the first  
time make the whole pipeline learnable for both placement and routing.

85 well generation framework to mimic experts’ behavior from high-quality manually-crafted layouts.  
 86 [13] adopts a GAN for generating wells and guides the placement in analog circuit layout synthesis.  
 87 [14] proposes a generative model for the placement optimization of analog integrated circuit basic  
 88 blocks. ThermGAN [15] treats the thermal map estimation problem as an image-generation problem  
 89 using the generative model. [16] uses GAN to predict the congestion heatmap to assist classical  
 90 routers. The work [17] proposes a conditional GAN to solve the multi-terminal path-finding task. In  
 91 [18] the generative models are adopted to synthesize diverse layout patterns. More broadly speaking,  
 92 generative models have also been recently applied in combinatorial optimization, specifically via a  
 93 latent space learning and search scheme as done in CVAE-Opt [19]. In this paper, we adopt cGAN  
 94 to generate routes in one shot for each net by regarding the layout to be routed as an image. To our  
 95 best knowledge, no generative model has been successfully devised and applied to the pin routing  
 96 problem for each net, which in fact involves complicated and constrained routing.

### 97 3 Methodology

98 **Approach Overview.** Given a netlist as input, the goal is to place the macros and standard cells  
 99 on the chip canvas, ideally with a minimized overlapping areas. Based on the placement results,  
 100 routing is performed in general to minimize the total wirelength while not violating the constraints.  
 101 For placement, we aim to flexibly and efficiently handle the mixed-size macros via an RL scheme,  
 102 and meanwhile optimize the net order for routing. For routing, we propose a conditional generative  
 103 model to obtain the routes in one-shot instead of performing sequential pin connection as done in  
 104 previous learning-based [6] as well as classic routers [20, 21]. The stacking RL placement network  
 105 and generative routing network can be learned via gradient back propagation in an end-to-end manner,  
 106 which meanwhile completes the whole task in line with the state-of-the-art learning-based placement  
 107 and routing solvers [1, 2]. Note our work is pure learning based in contrast to [1] that still involves  
 108 unlearnable classic routers in the whole pipeline. The pure neural architecture of our model implies  
 109 our model has the potential to enjoy higher capacity by using larger model for further improvement.

#### 110 3.1 Reinforcement Learning for Mixed-size Placement

111 A natural idea for classical placers to address the mixed-size issue for placement is to adopt a  
 112 hierarchical approach based on partitioning. However, it sacrifices the solution quality since each  
 113 sub-problem is solved independently. Meanwhile, DeepPlace as a learning-based placer assumes that  
 114 each macro only occupies one cell in the grid graph and ignores pre-placed macros, which leads to  
 115 a severe overlap issue in the final placement result. This motivates us to extend the formulation of  
 116 DeepPlace by considering the real size of macros as well as initial placement information. We still  
 117 adopt [22] as the CNN backbone and GCN [23] as the GNN backbone which consists of three layers  
 118 that contain 16, 32 and 16 feature channels in policy network which is updated by Proximal Policy  
 119 Optimization (PPO) [24], in line with the effective setting adopted in [1]. The revised elements of the  
 120 Markov Decision Processes (MDPs) for mixed-size placement are defined as:

121 • **State  $s_t$ :** the state representation still consists of global image  $I$  portrayed the layout and netlist  
 122 graph  $H$  contains detailed position of placed macros, except that the initial state of  $I$  is no longer a  
 123 zero matrix  $I_{n \times n} = \mathbf{O}$ . Instead, our model preprocesses the positions of fixed macros in the dataset  
 124 and sets  $I_{xy}$  as 1 if  $(x, y)$  has already been occupied before placement.

125 • **Action  $a_t$ :** the action of RL agent is to find the central of current macro, and position  $(x_o, y_o)$  is  
 126 available if all points  $p$  in the region  $\mathbf{R}$  satisfy  $I_p = 0$ , where  $\mathbf{R} = \{(x, y) \mid |x - x_o| \leq \frac{h}{2}, |y - y_o| \leq$   
 127  $\frac{w}{2}\}$  and  $h, w$  denote the height and width of the current macro respectively.

128 • **Reward  $r_t$ :** to further control the overlap in the final placement, the reward at the end of episode  
 129 is a negative weighted sum of wirelength, routing congestion and overlapping area from the final  
 130 solution:  $R_E = -L_{wl} - \lambda_1 \cdot L_{cg} - \lambda_2 \cdot L_{ol}$  as weighted by  $\lambda_1$  and  $\lambda_2$ .

#### 131 3.2 Conditional Generative Learning for Pin Routing in Net

132 **The Global Routing Grid Protocol.** In global routing, the physical chip is usually divided into  
 133 rectangular areas, as shown in the left part of Fig. 1. Each area is called a global routing cell (Gcell),  
 134 which corresponds to a node  $v_i \in V$  in the grid graph  $G(V, E)$  on the right side. While each edge  
 135  $e_{ij} \in E$  represents the joint boundary between abutting Gcells  $v_i$  and  $v_j$ . For edge  $e$ , its capacity  $c_e$   
 136 is the allowed maximum number of wires that can cross  $e$ , and the usage  $u_e$  is the actual number of

wires that  $e$  has been assigned. The overflow  $o_e$  denotes the amount of wires beyond  $c_e$  defined as  $\max(0, u_e - c_e)$ . Each route conforms to the rectilinear Steiner tree structure [25].

### Grid-based Conditional Generative Routing.

The overall routing task is composed of numerous nets whose routing can be independent to each other. A single net consists of a series of pins placed in the nodes of the grid graph. Thus in this paper, we mainly consider the routing over multiple pins in a net. Given a single net, we formulate the one-net routing problem as the mapping from a one-net routing image  $x$  to the corresponding route layout image  $y$ , where  $x$  contains three channels: 1) the locations of pins, 2) the availability of horizontal grid edges, and 3) the availability of vertical grid edges, and one for  $y$ . As to the output, the value of each pixel of  $y$  denotes the likelihood of whether this grid point belongs to the route or not. Hence, the synthesis of routes can also be viewed as a binary classification of the pixels in  $y$ . The pixels whose likelihood is higher than the threshold are subsequently collected to form the route. In case of disconnected routes, we apply maze routing to refine the outcomes. In the initial design of our model, we do not adopt the random noise  $z$ , which mainly leads to producing fairly stochastic outputs, since the routing task barely requires stochasticity.




Figure 1: A chip partitioned into global cells with mixed-size macros, and its grid graph layout.

Our routing model adopts the conditional generative adversarial framework, which has shown effectiveness in image generation. The generator is composed of a basic generator for the input size of  $64 \times 64$  or below (the smaller ones are padded to resize into  $64 \times 64$ ) and an extension for the input size of larger than  $64 \times 64$ . The discriminator consists of two sub-discriminators to estimate routes from validity and realism. We, furthermore, design an enhanced loss to improve the performance of our model. The structure of the generative model is visualized in Fig. 2.

### 3.2.1 Layout Input-size-Adapting Generator

During routing, the physical chips are decomposed into Gcells in terms of various widths and heights as shown in Fig. 1, causing the diversity of the scale of the corresponding grid graphs. To make it more tractable, we develop an input-size-adapting generator to handle various grid graphs.

First, we construct a basic generator,  $G_{base}$ , to solve grids not larger than  $64 \times 64$  as the chip is divided into  $64 \times 64$  tiles in the macro placement stage. The architecture proposed by [26] is partly adopted as the backbone of  $G_{base}$ , which has been proven successful in generative tasks. Our basic generator contains four components: 1) a convolutional front-end, 2) a series of residual blocks, 3) a transposed convolutional component, and 4) a convolutional layer to generate the output.

Second, to handle larger grids, we establish another generator  $G_{large}$ , which is composed by two sub-networks:  $G_{inner}$  and  $G_{outer}$  ( $G_i$  and  $G_o$ , for simplicity).  $G_i$  and  $G_o$  are termed as the guiding network and the filling network, respectively. The guiding network consists of the first three parts that  $G_{base}$  owns. In contrast, the components of filling network is similar to  $G_{base}$ , and correspondingly we use  $G_o^k$  ( $k = 1, 2, 3, 4$ ) to denote them. We feed the input grid to  $G_o^1$  to obtain a feature map, and downsample the input grid to feed  $G_i$  to acquire another feature map.  $G_o^2$  takes in the element-wise sum of these two feature maps and integrates the guiding information into  $G_o$ , and the hybrid feature map then is converted into the output. The architecture of our generator is illustrated in Fig. 2(left). We can further incrementally stack additional sub-networks on  $G_{large}$ , and model compression techniques can be used to help keep the inner network neat. While training the networks, we first pre-train the sub-networks separately, and then we jointly train them to fine-tune the whole network.

**Remarks.** The CNN-based generator coincides with routing: 2-D neighborhood structure, translation equivariance and locality. Amid routing, chips are formulated as grids, which are further transformed into images. Routing also exhibits translation equivariance since translating a whole net with the context will not change the routing result. Moreover, for each grid node, the convolution kernel gathers the information from locally adjacent vertices, especially those directly connected to it, to form local routing features. The holistic route is then produced. Rather than simply stacking layers to handle long-range dependencies, the well-trained guiding network provides global information equivalent to long-range dependencies.




Figure 2: **Architecture of the proposed generative routing model using cGAN.** **Left Top:** the standard generator to handle grid graphs layout as input no bigger than  $64 \times 64$ . We pad black pixels to those smaller than  $64 \times 64$ . **Left Bottom:** the generator for larger grids. In the input layout, the red pins represent pins, and the black blocks denote edges without capacity. We append  $G_{large}$  to  $G_{base}$ , and the two networks are jointly trained on large grids. The element-wise sum of the feature map of  $G_{large}$  and the feature map from  $G_{base}$  is fed to the residual blocks of  $G_{large}$  as the input. **Right:** The architecture of the bi-discriminator with two branches for connectivity and realness scoring. These two branches are trained with connectivity labels and realness labels, respectively.

### 191 3.2.2 Bi-Discriminator to Consider both Realness and Connectivity

192 Routing problems have an inherent constraint that all pins should be connected. Therefore we  
 193 devise a discriminator to evaluate the connectivity of the output. To effectively train the connectivity  
 194 discriminator, we develop an algorithm to accurately figure out the connectivity of each fake and real  
 195 route, and then we employ the results as labels. Connectivity alone is not sufficient to evaluate the  
 196 authenticity of the output, so we adopt another discriminator to estimate the realness of the output, as  
 197 the original discriminator in GAN. Overall, the adversarial loss of our model can be expressed as

$$\mathcal{L}_{adv}(G, D) = \sum_{i=1,2} \lambda_i (\mathbb{E}_{x,y} [\log D_i(x, y)] + \mathbb{E}_x [\log(1 - D_i(x, G(x)))]), \quad (1)$$

198 where  $D_1$  and  $D_2$  denote the connectivity discriminator and the realness discriminator, respectively,  
 199 and  $\lambda_1$  and  $\lambda_2$  represent the corresponding weights s.t.  $\lambda_1 + \lambda_2 = 1$ . The discriminators share the  
 200 convolutional front-end and a stack of  $L = 3$  convolutional and residual blocks, and then they make  
 201 evaluations from different angles as depicted in the right part of Fig. 2.

### 202 3.2.3 Enhanced Model Loss

203 With the cGAN objective mixed with a traditional loss, such as L1 and L2 loss, training is inefficient  
 204 as most grid points are easy negatives that cannot yield effective learning signals. In addition, tons of  
 205 trivial negatives impair the training and give rise to a degraded model, and the output, thus, inclines  
 206 to converge to an empty route. To bridge the gap between easy negatives and scarce positives, we  
 207 apply the focal loss [27] and modify it to fit our task:

$$\mathcal{L}_{FL}(G) = -\mathbb{E}_{x,y} \left[ \frac{1}{N} \sum_{i=1}^N \alpha [y_i(1 - g_i)^\gamma \log g_i + (1 - y_i)g_i^\gamma \log(1 - g_i)] \right], \quad (2)$$

208 where  $i = 1, \dots, N$  represents grid points, and  $y_i$  and  $g_i$  respectively denotes the real and generated  
 209 value of corresponding grid point. We also incorporate the L2 loss into our objective to approach the  
 210 real routes, and because it has been found beneficial to the synthesis [28, 29].

211 The introduction of the connectivity discriminator improves the correctness of the results, but at the  
 212 same time, it may slightly increase the wirelength. Since the wirelength has an accurate theoretical  
 213 lower bound, i.e. half-perimeter wirelength (HPWL) of the bounding box of a net, we take the  
 214 difference between the length of the generated route and the HPWL as a regularization term to




Figure 3: **Our neural macro placement and routing pipeline.** Given netlist as input, our mixed-size agent sequentially places macros on the chip layout. Generative router is then adopted to route the net chosen by net order agent. Inspired by EM algorithm, we update generative router by placement result from mixed-size agent, then placement and net order agents are learned jointly in a whole reinforcement learning framework to minimize wirelength calculated by trained generative model.

215 limit the wire length. We use  $\mathcal{L}_r(G) = \mathbb{E}_x [\|l(G(x)) - h(x)\|_1]$  to represent the regularization term,  
 216 where  $l(G(x))$  denotes the length of the generated route, and  $h(x)$  denotes the HPWL of the net.

217 The overall enhanced objective of our model gathers the above losses:

$$\min_G \left( \left( \max_D \mathcal{L}_{adv}(G, D) \right) + \mu_{FL} \mathcal{L}_{FL}(G) + \mu_{L2} \mathcal{L}_{L2}(G) + \mu_r \mathcal{L}_r(G) \right), \quad (3)$$

218 where  $\mu_{FL}$ ,  $\mu_{L2}$  and  $\mu_r$  are defined as the factors of  $\mathcal{L}_{FL}$ ,  $\mathcal{L}_{L2}$  and  $\mathcal{L}_r$ , respectively.

### 219 3.3 Neural Macro Placement and Routing Pipeline

220 Combining the RL-based model for learning mixed-size macro placement with one-shot generative  
 221 routing network to perform routing as we introduce above, we propose a pure neural pipeline for  
 222 macro placement and routing. Fig. 3 shows the flow of our mixed-size macro placer with adaptive  
 223 reward function between coarse HPWL estimation to wirelength from the neural router. Given the  
 224 circuit information, our mixed-size agent sequentially places the macros on the chip layout, after  
 225 which the generative model for routing is adopted to connect the net chosen by net order agent and  
 226 calculate wirelength as feedback. Inspired by EM algorithm, we first update the generative router  
 227 using placement result from mixed-size agent (similar to **E step**), then placement and net order agents  
 228 are learned jointly in a whole reinforcement learning framework to minimize wirelength calculated  
 229 by trained generative model (corresponding to **M step**) following a recursive pattern.

#### 230 3.3.1 Reward Adaptation between Coarse HPWL and Router’s WL

231 For classical placers, HPWL is a common metric for estimating the true wirelength decided by  
 232 routing. In our neural pipeline, however, we apply a one-shot generative routing network to route all  
 233 the nets directly, which reduces bias in the reward signal. Nevertheless, it is worth noting that the  
 234 untrained policy network for placement would start with random weights so that placement results  
 235 are of low quality. As a result, the distribution of pins in a single net will spread out, which is difficult  
 236 for a generative model-based router to produce accurate route layout images. To tackle this problem,  
 237 we propose an adaptive scheme to calculate wirelength for our placement agent, integrating HPWL  
 238 and neural router’s output simultaneously. We introduce variable  $\lambda$  to scale two values and define the  
 239 smoothed wirelength  $WL_s$  as follows:

$$WL_s = \lambda \cdot WL_n + (1 - \lambda) \cdot HPWL \quad (4)$$

240 where  $WL_n$  is the feedback of neural router. In each iteration, variable  $\lambda$  is updated by function  
 241  $1 - e^{-0.01 \cdot n_{iter}}$ . Initially,  $\lambda$  begins with 0 so that the wirelength is determined by  $HPWL$  that serves  
 242 as a coarse reward signal. As the training proceeds, the feedback of neural router gradually becomes  
 243 a prominent factor to provide a more accurate objective for the placement agent.

#### 244 3.3.2 Learning Net Order to Route

245 The order in which nets are routed is one of the most critical factors that affects the routing quality [30].  
 246 Most classical routers determine the net order by heuristics, e.g., routing smaller nets earlier [31] due  
 247 to the flexibility of finding free path. However, there are diverse definitions for “smaller net”, none

248 of which is proved to be optimal. What makes the situation worse, the complexity of real routing  
249 procedure requires us to change the net order dynamically, which is hard to implement in such a  
250 complicated system. Fortunately, our neural router divides the routing task into a series of one-net  
251 routing problems and then solves them independently, making it convenient to learn the net order.

252 We build net order learning module upon the neural router by developing a RL agent to determine  
253 which net to route next. Inspired by the structure of placement agent, the state of net order problem  
254 consists of routing image  $R$  as a representation of current routing layout, and graph  $G$  indicating the  
255 connectivity between nets. There are three channels of  $R$ : the locations of routed net, the capability  
256 of horizontal and vertical grid edges. Graph  $G$  is an edge-to-vertex dual of netlist graph  $H$ , whose  
257 vertices denote nets (i.e., hyperedges of  $H$ ) and edges denote common cells between nets (i.e., nodes  
258 of  $H$ ). Note that the state of placement and net ordering tasks are quite similar while both seek to  
259 minimize the total wirelength, we combine them into a whole RL framework by adopting same policy  
260 network to generate feature embeddings for two tasks respectively. The united structure without  
261 heuristic solver reflects the strongly coupled relationship between placement and routing, which  
262 differs from [1] that merely applies router as a black box to calculate the reward.

## 263 4 Experiments

### 264 4.1 Protocols and Setup

265 Experiments are conducted on a server with RTX 3090 GPUs and AMD 3970X 32-Core CPU, and  
266 implemented by PyTorch. We term our whole approach for placement and routing as **PRNet**.

267 **Benchmarks & Datasets.** For placement, we validate our RL agent for mixed-size macro placement  
268 using ISPD-2005 benchmark [32] after pre-processing, such that most fixed macros are exchanged  
269 for movable ones in line with [1]. For routing<sup>3</sup>, we choose the ISPD-07 [5] benchmarks to produce  
270 routing instances and use the routes generated by the strong classic router [33] as training labels.

271 In the ISPD-07 benchmarks, some nets can contain up to hundreds of pins, but the average amount  
272 of pins in a single net is still about 4. In other words, massive nets contain no more than 4 pins.  
273 Therefore, the routing model should have sufficient ability to route the easy nets. From around 750K  
274 routing instances, we collect 30K  $64 \times 64$  nets as the Route-small-4 dataset whose instance contains  
275 up to 4 pins, 80K  $64 \times 64$  samples as Route-small, and 100K  $128 \times 128$  samples as Route-large to  
276 evaluate the model’s ability. Each of the three datasets is randomly divided into a training set (80%)  
277 and a test set (20%). These three training sets are used to train generative routing models and pick up  
278 the best one according to their performance on the test sets. Then we continue to train the best  $64 \times 64$   
279 model with additional 200K  $64 \times 64$  instances and train the  $128 \times 128$  model with additional 400K  
280  $128 \times 128$  instances, which is used to perform experiments on the ISPD-98 routing benchmarks [34].

281 **Training.** To train the placement and net ordering RL agent, we use PPO [24] to update the policy  
282 network and Adam optimizer [35] is utilized with a learning rate of  $2.5 \times 10^{-4}$ . For training the  
283 routing models, we use Adam with learning rate of  $2 \times 10^{-4}$ ,  $\beta_1 = 0.5$ ,  $\beta_2 = 0.999$  and a weight  
284 decay of 0.01. We employ a batch size of 64. A linear learning rate decay is also applied.

285 **Evaluation.** In mixed-size placement, we adopt HPWL as the proxy of wirelength and overlapping  
286 area to evaluate both methods while we introduce wirelength (WL) and routing congestion (RC) [36]  
287 in overall placement and routing. For routing, since there is little metric for generative routing  
288 model, we introduce the metrics correctness rate (CrrtR) and wirelength ratio (WLR) to evaluate  
289 the generated results of generative models on the datasets. CrrtR signifies the ratio of the amount  
290 of connected overflow-free routes to the number of all routes, or in short the accuracy of generated  
291 result. WLR represents the ratio of the total wirelength of connected overflow-free routes to the total  
292 wirelength of the corresponding real routes. Lower WLR indicates that the route requires fewer wires.  
293 In the experiments on the ISPD-98 routing benchmarks, wirelength, overflow and runtime are used.

### 294 4.2 Results on Mixed-size Placement

295 We compare the total wirelength together with overlapping area of our mixed-size approach with the  
296 state-of-the-art and open-sourced method called DeepPlace [1] as shown in Table 1. Both methods  
297 generate intermediate macro placement via RL, and then adopt gradient-based optimization placer  
298 as used in [37] to obtain complete placement solution. With only a slight increase of the total

<sup>3</sup>In fact we have limited choice for constructing our deep model training dataset, as there is little public dataset for training generative models for routing, and few classical routers are open-source.




Figure 4: Visualization of macro (in orange) /standard cell (in blue) placement by DeepPlace [1] and our mixed-size placer on circuit *bigblue1*. Our placer tends to place large macros in the center of the canvas to avoid overlapping, while they are close to each other on the boundary for DeepPlace.

Table 1: Comparison on mixed-size placement task on the eight circuits from ISPD-2005.

Circuit	# Cells	# Mov.	Mixed-size technique (ours)		DeepPlace [1]	
			Wirelength ↓	Overlap Area↓	Wirelength ↓	Overlap Area↓
adaptec1	211K	514	82783826	<b>12606828</b>	80117232	66608273
adaptec2	255K	542	123307824	<b>19485631</b>	123265964	47085963
adaptec3	451K	710	232373680	<b>58588016</b>	241072304	140272759
adaptec4	496K	1309	234008876	<b>73075220</b>	236391936	169853555
bigblue1	278K	551	141020208	<b>2041890</b>	140435296	3519755
bigblue2	558K	948	144803296	<b>70702107</b>	140465488	103663199
bigblue3	1097K	1227	468632064	<b>39664931</b>	450633360	574956948
bigblue4	2177K	659	1001315712	<b>67794270</b>	951984128	87630042
ratio	-	-	1.000	1.0	0.987	3.9

299 wirelength (within 1.3% difference on average), our mixed-size macro placer achieves approximately  
 300  $4\times$  reduction over DeepPlace on the overlapping area, stressing the importance of modeling macro’s  
 301 shape in state space. Moreover, the reduced overlapping area requires less post-processing to resolve  
 302 collision, which facilitates improvement of wirelength in the long term. Examples of our mixed-size  
 303 placer and DeepPlace on circuit *bigblue1* are visualized in Fig. 4.

### 304 4.3 Results on Routing

305 **Comparison of Generative Backbones.** We compare our model with a CVAE based router using  
 306 CNN as the backbone [9] and use CVAE\*(CNN) to denote it. We then combine the CVAE\*(CNN)  
 307 with a vanilla discriminator and our bi-discriminator to build CVAE\*-GAN and CVAE\*-bcGAN,  
 308 following the idea of [38]. In addition, we implement a U-Net based cGAN following pix2pix [29]  
 309 and use cGAN(U-Net\*) to denote it. Then we remove the discriminator to obtain a U-Net [39]  
 310 generator and define it as U-Net\*. We further replace the discriminator of cGAN(U-Net\*) with  
 311 our bi-discriminator. We also try to train the RL agent following the work of [6], but it fails to  
 312 converge after 2-week training. Table 2 shows the results. The ResNet-based [40] models outperform  
 313 the counterparts based on CVAE\*(CNN) and U-Net\*. Our model achieves approximately  $2\times$   
 314 correctness rate, 14.7% improvement of the wirelength on Route-small-4 and 2.4% on Route-small  
 315 over CVAE\*(CNN). The vanilla cGAN discriminator slightly improves CVAE\*(CNN) and U-Net\*  
 316 on one side while sacrificing the other side, and it debases the ResNet generator. However, the  
 317 bi-discriminator strengthens the generators except for the CVAE\*(CNN).

318 **Ablation Studies.** We conduct ablation experiments to investigate the contributions of the design  
 319 choices in our model. In Table 2, we compare the full version with ResNet-based cGAN, as well  
 320 as the pure ResNet generator. The ResNet generator outdoes the cGAN, but the bi-discriminator  
 321 significantly improves the generator. Moreover, the enhanced loss improves the wirelength at the  
 322 marginal expense of correctness. Appendix A.5.1 contains further details of comparison among loss  
 323 functions, and Appendix A.5.2 shows the effectiveness of the input-size-adapting network.

Table 2: Evaluation of different backbones w.r.t. correctness rate (CrrtR) and wirelength ratio (WLR) for the routing on: Route-small-4 and Route-small. cGAN: the vanilla cGAN model with a single realness discriminator; bcGAN: the bi-discriminator version. EL: enhanced loss in Eq. 7.

our router w/ different generative models	Route-small-4		Route-small	
	CrrtR $\uparrow$	WLR $\downarrow$	CrrtR $\uparrow$	WLR $\downarrow$
CVAE*(CNN) [9]	0.414 $\pm$ 0.020	1.179 $\pm$ 0.033	0.397 $\pm$ 0.008	1.042 $\pm$ 0.006
CVAE*-cGAN(CNN)	0.557 $\pm$ 0.065	1.292 $\pm$ 0.108	0.439 $\pm$ 0.021	1.315 $\pm$ 0.015
CVAE*-bcGAN(CNN)	0.474 $\pm$ 0.048	1.525 $\pm$ 0.029	0.488 $\pm$ 0.007	1.241 $\pm$ 0.012
U-Net* [39]	0.724 $\pm$ 0.001	3.306 $\pm$ 0.266	0.524 $\pm$ 0.005	1.232 $\pm$ 0.016
cGAN(U-Net*) [29]	0.602 $\pm$ 0.009	1.028 $\pm$ 0.001	0.532 $\pm$ 0.011	1.286 $\pm$ 0.022
bcGAN(U-Net*)	0.721 $\pm$ 0.012	1.134 $\pm$ 0.055	0.552 $\pm$ 0.007	1.104 $\pm$ 0.054
ResNet [40]	0.783 $\pm$ 0.002	1.023 $\pm$ 0.003	0.594 $\pm$ 0.004	1.030 $\pm$ 0.007
cGAN(ResNet)	0.698 $\pm$ 0.010	1.073 $\pm$ 0.011	0.568 $\pm$ 0.020	1.320 $\pm$ 0.151
bcGAN(ResNet)	0.804 $\pm$ 0.021	1.035 $\pm$ 0.013	<b>0.738</b> $\pm$ 0.005	1.036 $\pm$ 0.002
bcGAN(ResNet)+EL (full version of our router)	<b>0.814</b> $\pm$ 0.001	<b>1.010</b> $\pm$ 0.000	0.735 $\pm$ 0.010	<b>1.018</b> $\pm$ 0.004

Table 3: Evaluation of wirelength (WL) and routing congestion (RC) for overall placement and routing pipeline on ISPD-05 benchmark. “GR”: our generative router; “NOL”: net order learning.

variants of our PRNet	adaptecl		adaptecl3	
	WL $\downarrow$	RC $\downarrow$	WL $\downarrow$	RC $\downarrow$
RL-based Placer (i.e. DeepPlace [1])	6149	10.565	30154	62.751
RL-based Placer + GR	5940	10.464	29711	73.324
RL-based Placer + GR + NOL (full version of PRNet)	<b>5787</b>	<b>9.386</b>	<b>29462</b>	<b>43.207</b>

Table 4: Evaluation of wirelength (WL) and runtime (Time) with three classical routers on ISPD-98 routing benchmarks. Note that the overflow (OF) is all zero for all methods.

Circuits	Our router		NTHU-Route 2.0 [30]		BoxRouter 2.0 [41]		FastRoute 3.0 [42]	
	WL $\downarrow$	Time(s) $\downarrow$	WL $\downarrow$	Time(s) $\downarrow$	WL $\downarrow$	Time(s) $\downarrow$	WL $\downarrow$	Time(s) $\downarrow$
ibm01	<b>62337</b>	59.2	62498	1.54	62659	33	64221	0.64
ibm02	170270	179.9	<b>169881</b>	3.15	171110	36	172223	0.85
ibm03	<b>146362</b>	194.6	146458	1.49	146634	18	146753	0.49
ibm04	<b>165874</b>	254.4	166452	3.81	167275	116	170146	2.7

324 **Test Results.** We test our conditional generative routing model on the ISPD-98 benchmarks and  
325 compare the wirelength, overflow and runtime with three classical routers that perform best on  
326 ISPD-98 benchmarks. Table 9 shows the results. Our generative routing model presents competitive  
327 consequences on wirelength, while it takes a longer time to accomplish the routing task, compared  
328 with strong heuristic baselines [30, 41, 42]. Our model takes an image encoded from the whole grid  
329 with a net as the input and sequentially solve each net in a one-shot manner, while classical routers  
330 only consider the local area, which may obtain fewer wirelength yet consume more time. However,  
331 it is still much more efficient and easier to train than the RL-based router [6] from our empirical  
332 experience. We leave the speedup of our generative model for future work.

#### 333 4.4 Results of Overall Placement and Routing with Ablation Study on Net Order Learning

334 We compare our PRNet with DeepPlace, along with an ablation study to verify the impact of net  
335 order learning. The circuits used for evaluation are the same as in mixed-size placement, and we  
336 concentrate on macros only for simplicity. Note that the real shape of macros is ignored and the  
337 grid-based mask is coarser in [1], hence the results shown in Table 3 are not identical to those in  
338 the original paper [1]. For all test cases, our neural placement and routing pipeline outperforms the  
339 other two methods in terms of both wirelength (WL) and routing congestion (RC). The significant  
340 difference in routing congestion without net order learning indicates that net order agent is able to  
341 arrange the sequence of routing efficiently, especially on circuit *adaptecl3*. As a result, it is easy for  
342 every net to find free routing path while keeping away from congested area. In addition, training  
343 placement model with generative neural router in an end-to-end manner further improves the final  
344 wirelength, despite a little degradation of routing congestion if we discard the net order agent.

## 345 5 Conclusion and Discussion

346 We have presented a neural mixed-size placement and routing pipeline. The routing is achieved by  
347 one-shot generation of the whole path, with our devised net order learning module to dynamically  
348 adjust the routing order. Experimental results show the effectiveness of our approach.

349 **References**

- 350 [1] R. Cheng and J. Yan, "On joint learning for solving placement and routing in chip design,"  
351 *NeurIPS*, 2021.
- 352 [2] A. Mirhoseini, A. Goldie, M. Yazgan, J. W. Jiang, E. Songhori, S. Wang, Y.-J. Lee, E. Johnson,  
353 O. Pathak, A. Nazi *et al.*, "A graph placement methodology for fast chip design," *Nature*, 2021.
- 354 [3] J. Liu, G. Chen, and E. F. Young, "Rest: Constructing rectilinear steiner minimum tree via  
355 reinforcement learning," in *DAC*, 2021.
- 356 [4] Y.-L. Chuang, G.-J. Nam, C. J. Alpert, Y.-W. Chang, J. Roy, and N. Viswanathan, "Design-  
357 hierarchy aware mixed-size placement for routability optimization," in *ICCAD*, 2010.
- 358 [5] G.-J. Nam, M. Yildiz, D. Pan, and P. Madden, "Ispd 2007 global routing contest," 2007.
- 359 [6] H. Liao, W. Zhang, X. Dong, B. Poczoz, K. Shimada, and L. Burak Kara, "A deep reinforcement  
360 learning approach for global routing," *Journal of Mechanical Design*, 2020.
- 361 [7] D. Vashisht, H. Rampal, H. Liao, Y. Lu, D. Shanbhag, E. Fallon, and L. B. Kara, "Placement in  
362 integrated circuits using cyclic reinforcement learning and simulated annealing," *arXiv preprint*  
363 *arXiv:2011.07577*, 2020.
- 364 [8] H. Liao, Q. Dong, X. Dong, W. Zhang, W. Zhang, W. Qi, E. Fallon, and L. B. Kara, "Attention  
365 routing: track-assignment detailed routing using attention-based reinforcement learning," in  
366 *International Design Engineering Technical Conferences and Computers and Information in*  
367 *Engineering Conference*. American Society of Mechanical Engineers, 2020.
- 368 [9] D. Utyamishv and I. Partin-Vaisband, "Late breaking results: A neural network that routes ics,"  
369 in *DAC*. IEEE, 2020.
- 370 [10] D. P. Kingma and M. Welling, "Auto-encoding variational bayes," in *ICLR*, 2014.
- 371 [11] B. Xu, Y. Lin, X. Tang, S. Li, L. Shen, N. Sun, and D. Z. Pan, "Wellgan: Generative-adversarial-  
372 network-guided well generation for analog/mixed-signal circuit layout," in *2019 56th ACM/IEEE*  
373 *Design Automation Conference (DAC)*. IEEE, 2019.
- 374 [12] I. Goodfellow, J. Pouget-Abadie, M. Mirza, B. Xu, D. Warde-Farley, S. Ozair, A. Courville, and  
375 Y. Bengio, "Generative adversarial nets," in *NIPS*, 2014.
- 376 [13] K. Zhu, H. Chen, M. Liu, X. Tang, W. Shi, N. Sun, and D. Z. Pan, "Generative-adversarial-  
377 network-guided well-aware placement for analog circuits," in *2022 27th Asia and South Pacific*  
378 *Design Automation Conference (ASP-DAC)*. IEEE, 2022.
- 379 [14] A. Gusmão, R. Póvoa, N. Horta, N. Lourenço, and R. Martins, "Deepplacer: A custom integrated  
380 opamp placement tool using deep models," *Applied Soft Computing*, 2022.
- 381 [15] W. Jin, S. Sadiqbatcha, J. Zhang, and S. X.-D. Tan, "Full-chip thermal map estimation for  
382 commercial multi-core cpus with generative adversarial learning\*\* this work is supported in  
383 part by nsf grants under no. ccf-1816361, in part by nsf grant under no. ccf-2007135 and  
384 no. oise-1854276." in *2020 IEEE/ACM International Conference On Computer Aided Design*  
385 *(ICCAD)*. IEEE, 2020.
- 386 [16] Z. Zhou, Z. Zhu, J. Chen, Y. Ma, and A. Ivanov, "Congestion-aware global routing using deep  
387 convolutional generative adversarial networks," in *2019 ACM/IEEE 1st Workshop on Machine*  
388 *Learning for CAD (MLCAD)*, 2019.
- 389 [17] D. Utyamishv and I. Partin-Vaisband, "Multiterminal pathfinding in practical vlsi systems with  
390 deep neural networks," 2022.
- 391 [18] H. Yang, P. Pathak, F. Gennari, Y. C. Lai, and B. Yu, "Deepattern: Layout pattern generation with  
392 transforming convolutional auto-encoder," in *the 56th Annual Design Automation Conference*  
393 *2019*, 2019.
- 394 [19] A. Hottung, B. Bhandari, and K. Tierney, "Learning a latent search space for routing problems  
395 using variational autoencoders," in *International Conference on Learning Representations*,  
396 2020.
- 397 [20] M. D. Moffitt, "Maizerouter: Engineering an effective global router," *TCAD*, 2008.
- 398 [21] M. M. Ozdal and M. D. Wong, "Archer: A history-based global routing algorithm," *TCAD*,  
399 2009.

- 400 [22] V. Mnih, K. Kavukcuoglu, D. Silver, A. A. Rusu, J. Veness, M. G. Bellemare, A. Graves,  
401 M. Riedmiller, A. K. Fidjeland, G. Ostrovski *et al.*, “Human-level control through deep rein-  
402 forcement learning,” *nature*, vol. 518, no. 7540, pp. 529–533, 2015.
- 403 [23] T. N. Kipf and M. Welling, “Semi-supervised classification with graph convolutional networks,”  
404 *arXiv preprint arXiv:1609.02907*, 2016.
- 405 [24] J. Schulman, F. Wolski, P. Dhariwal, A. Radford, and O. Klimov, “Proximal policy optimization  
406 algorithms,” *arXiv preprint arXiv:1707.06347*, 2017.
- 407 [25] M. R. Garey and D. S. Johnson, “The rectilinear steiner tree problem is np-complete,” *SIAM*  
408 *Journal on Applied Mathematics*, vol. 32, no. 4, pp. 826–834, 1977.
- 409 [26] J. Johnson, A. Alahi, and L. Fei-Fei, “Perceptual losses for real-time style transfer and super-  
410 resolution,” in *European conference on computer vision*. Springer, 2016, pp. 694–711.
- 411 [27] T.-Y. Lin, P. Goyal, R. Girshick, K. He, and P. Dollár, “Focal loss for dense object detection,” in  
412 *Proceedings of the IEEE international conference on computer vision*, 2017.
- 413 [28] D. Pathak, P. Krahenbuhl, J. Donahue, T. Darrell, and A. A. Efros, “Context encoders: Feature  
414 learning by inpainting,” in *Proceedings of the IEEE conference on computer vision and pattern*  
415 *recognition*, 2016.
- 416 [29] P. Isola, J.-Y. Zhu, T. Zhou, and A. A. Efros, “Image-to-image translation with conditional  
417 adversarial networks,” *CVPR 2017*, pp. 5967–5976, 2017.
- 418 [30] Y.-J. Chang, Y.-T. Lee, J.-R. Gao, P.-C. Wu, and T.-C. Wang, “Nthu-route 2.0: a robust global  
419 router for modern designs,” *TCAD*, 2010.
- 420 [31] Y. Xu, Y. Zhang, and C. Chu, “Fastroute 4.0: Global router with efficient via minimization,” in  
421 *ASP-DAC*. IEEE, 2009.
- 422 [32] G.-J. Nam, C. J. Alpert, P. Villarrubia, B. Winter, and M. Yildiz, “The ispd2005 placement  
423 contest and benchmark suite,” in *Proceedings of the 2005 international symposium on Physical*  
424 *design*, 2005, pp. 216–220.
- 425 [33] W.-H. Liu, W.-C. Kao, Y.-L. Li, and K.-Y. Chao, “Nctu-gr 2.0: Multithreaded collision-aware  
426 global routing with bounded-length maze routing,” *TCAD*, 2013.
- 427 [34] C. J. Alpert, “The ispd98 circuit benchmark suite,” in *Proceedings of the 1998 international*  
428 *symposium on Physical design*, 1998, pp. 80–85.
- 429 [35] P. D. Kingma and L. J. Ba, “Adam: A method for stochastic optimization,” *international*  
430 *conference on learning representations*, 2015.
- 431 [36] C.-K. Cheng, A. B. Kahng, I. Kang, and L. Wang, “Replace: Advancing solution quality and  
432 routability validation in global placement,” *TCAD*, 2018.
- 433 [37] Y. Lin, Z. Jiang, J. Gu, W. Li, S. Dhar, H. Ren, B. Khailany, and D. Z. Pan, “Dreamplace: Deep  
434 learning toolkit-enabled gpu acceleration for modern vlsi placement,” *TCAD*, 2020.
- 435 [38] X. Yu, X. Zhang, Y. Cao, and M. Xia, “Vaegan: A collaborative filtering framework based on  
436 adversarial variational autoencoders.” in *IJCAI*, 2019, pp. 4206–4212.
- 437 [39] R. O. F. P. and B. T., “U-net: Convolutional networks for biomedical image segmentation,” in  
438 *MICCAI*, 2015.
- 439 [40] K. He, X. Zhang, S. Ren, and J. Sun, “Deep residual learning for image recognition,” in *CVPR*,  
440 2016.
- 441 [41] M. Cho, K. Lu, K. Yuan, and D. Z. Pan, “Boxrouter 2.0: A hybrid and robust global router with  
442 layer assignment for routability,” *TODAES*, 2009.
- 443 [42] Y. Zhang, Y. Xu, and C. Chu, “Fastroute3. 0: a fast and high quality global router based on  
444 virtual capacity,” in *ICCAD*. IEEE, 2008.
- 445 [43] R. Kastner, E. Bozorgzadeh, and M. Sarrafzadeh, “Pattern routing: Use and theory for increasing  
446 predictability and avoiding coupling,” *TCAD*, 2002.
- 447 [44] R. T. Hadsell and P. H. Madden, “Improved global routing through congestion estimation,” in  
448 *Proceedings 2003. Design Automation Conference (IEEE Cat. No. 03CH37451)*. IEEE, 2003,  
449 pp. 28–31.

- 450 [45] M. Cho and D. Z. Pan, “Boxrouter: A new global router based on box expansion and progressive  
451 ilp,” *TCAD*, 2007.
- 452 [46] M. A. Breuer, “A class of min-cut placement algorithms,” in *DAC*, 1977.
- 453 [47] C. M. Fiduccia and R. M. Mattheyses, “A linear-time heuristic for improving network partitions,”  
454 in *DAC*. IEEE, 1982.
- 455 [48] A. R. Agnihotri, S. Ono, and P. H. Madden, “Recursive bisection placement: Feng shui 5.0  
456 implementation details,” in *ISPD*, 2005.
- 457 [49] S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, “Optimization by simulated annealing,” *Science*,  
458 1983.
- 459 [50] P. Spindler, U. Schlichtmann, and F. M. Johannes, “Kraftwerk2—a fast force-directed quadratic  
460 placement approach using an accurate net model,” *TCAD*, 2008.
- 461 [51] T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang, “Ntuplace3: An analytical  
462 placer for large-scale mixed-size designs with preplaced blocks and density constraints,” *TCAD*,  
463 2008.
- 464 [52] A. B. Kahng and Q. Wang, “Implementation and extensibility of an analytic placer,” *TCAD*,  
465 2005.
- 466 [53] J. Lu, P. Chen, C.-C. Chang, L. Sha, D. J.-H. Huang, C.-C. Teng, and C.-K. Cheng, “eplace:  
467 Electrostatics-based placement using fast fourier transform and nesterov’s method,” *TODAES*,  
468 2015.
- 469 [54] T. Taghavi, X. Yang, and B. Choi, “Dragon2005: Large-scale mixed-size placement tool,” in  
470 *ISPD*, 2005.
- 471 [55] H. Chen, Y. Chuang, Y.-W. Chang, and Y. Chang, “Constraint graph-based macro placement for  
472 modern mixed-size circuit designs,” in *ICCAD*, 2008.
- 473 [56] T.-H. Wu, A. Davoodi, and J. T. Linderoth, “Grip: Scalable 3d global routing using integer  
474 programming,” in *DAC*, 2009.
- 475 [57] T.-H. Wu, A. Davoodi, and J. T. Linderoth, “A parallel integer programming approach to global  
476 routing,” in *Design Automation Conference*. IEEE, 2010.
- 477 [58] C. Chu and Y.-C. Wong, “Flute: Fast lookup table based rectilinear steiner minimal tree  
478 algorithm for vlsi design,” *TCAD*, 2007.
- 479 [59] C. Y. Lee, “An algorithm for path connections and its applications,” *IRE Transactions on*  
480 *Electronic Computers*, 1961.
- 481 [60] H.-Y. Chen, C.-H. Hsu, and Y.-W. Chang, “High-performance global routing with fast overflow  
482 reduction,” in *ASP-DAC*. IEEE, 2009.

## 483 Checklist

- 484 1. For all authors...
- 485 (a) Do the main claims made in the abstract and introduction accurately reflect the paper’s  
486 contributions and scope? [\[Yes\]](#)
- 487 (b) Did you describe the limitations of your work? [\[Yes\]](#) See Appendix A.2
- 488 (c) Did you discuss any potential negative societal impacts of your work? [\[Yes\]](#) See  
489 Appendix A.2
- 490 (d) Have you read the ethics review guidelines and ensured that your paper conforms to  
491 them? [\[Yes\]](#)
- 492 2. If you are including theoretical results...
- 493 (a) Did you state the full set of assumptions of all theoretical results? [\[N/A\]](#)
- 494 (b) Did you include complete proofs of all theoretical results? [\[N/A\]](#)
- 495 3. If you ran experiments...
- 496 (a) Did you include the code, data, and instructions needed to reproduce the main experi-  
497 mental results (either in the supplemental material or as a URL)? [\[Yes\]](#) See Section 4.1.

- 498 (b) Did you specify all the training details (e.g., data splits, hyperparameters, how they  
499 were chosen)? [Yes] See Section 4.1.
- 500 (c) Did you report error bars (e.g., with respect to the random seed after running experi-  
501 ments multiple times)? [Yes]
- 502 (d) Did you include the total amount of compute and the type of resources used (e.g., type  
503 of GPUs, internal cluster, or cloud provider)? [Yes] See Section 4.1.
- 504 4. If you are using existing assets (e.g., code, data, models) or curating/releasing new assets...
- 505 (a) If your work uses existing assets, did you cite the creators? [Yes]
- 506 (b) Did you mention the license of the assets? [Yes]
- 507 (c) Did you include any new assets either in the supplemental material or as a URL? [N/A]  
508
- 509 (d) Did you discuss whether and how consent was obtained from people whose data you're  
510 using/curating? [N/A]
- 511 (e) Did you discuss whether the data you are using/curating contains personally identifiable  
512 information or offensive content? [N/A]
- 513 5. If you used crowdsourcing or conducted research with human subjects...
- 514 (a) Did you include the full text of instructions given to participants and screenshots, if  
515 applicable? [N/A]
- 516 (b) Did you describe any potential participant risks, with links to Institutional Review  
517 Board (IRB) approvals, if applicable? [N/A]
- 518 (c) Did you include the estimated hourly wage paid to participants and the total amount  
519 spent on participant compensation? [N/A]

## 520 A Appendix

521 In this appendix, we give more description on the classic learning-free solvers. We also give more  
522 discussion on the possible limitation of the method.

523 More importantly, we devise two additional methods for further empirical comparison, particularly  
524 with other (older) classic routing solvers. The results show that our generative router is indeed much  
525 more efficient than RL-based peer method which in fact is our implementation of the recent work [6].  
526 Though our presented generative router in the main text is less efficient than state-of-the-art routers:  
527 NTHU-Route 2.0 [30], BoxRouter 2.0 [41], FastRoute 3.0 [42], while we show that our speedup  
528 version (by approximate parallelization of net routing) is comparable to extra classic routing solvers:  
529 Labyrinth 1.1 [43], Fengshui 5.1 [44] and BoxRouter [45] in runtime, on our limited computing  
530 resource (a server with RTX 3090 GPUs and AMD 3970X 32-Core CPU). We believe there is much  
531 room to improve the cost-efficiency of our generative router by more careful parallelization design and  
532 more efficient code-level implementation as current compared routers are all written and optimized in  
533 C/C++ while we use PyTorch.

534 We hope our appendix can help the reviewers make more informative review and decision. The  
535 source code and trained models used in the appendix will also be made publicly available.

### 536 A.1 Related Work on Classic Solvers for Placement and Routing

537 **Classic Solvers for Placement.** Global placement solvers have been studied for a long history [46,  
538 47], as basically in three categories: partitioning-based methods, stochastic/hill-climbing methods,  
539 and analytic solvers. Partition-based approaches utilize the divide-and-conquer strategy in the early  
540 years, after which multi-level partitioning algorithms [48] are devised, with many stochastic methods  
541 using annealing [49]. When regarding to analytic solvers, force-directed algorithms [50] and non-  
542 linear optimizers [51, 52] are extensively adopted. Modern analytical placers, e.g. ePlace [53]  
543 and RePlAce [36], have recently introduced an electrostatics-based system that contains global-  
544 smooth density cost function and nonlinear optimizers, which are accelerated by DREAMPlace [37]  
545 later based on deep neural network. Mixed-size placement attracts attention for its practical value.  
546 Hierarchical [54] and constraint graph-based [55] are proposed to place large scale mixed size designs.

547 **Classic Solvers for Routing.** According to the way for solving global routing, there are two types  
548 of classic methods: concurrent and sequential solvers. Concurrent approaches attempt to handle  
549 numerous nets simultaneously. BoxRouter [45] develops progressive integer linear programming  
550 (ILP) and adaptive maze routing to diffuse the congestion. BoxRouter 2.0 [41] further provides a  
551 more systematic way of eliminating congestion and assigning layers to wires. GRIP [56, 57], built on  
552 a partitioning strategy in a 3D manner, obtains the ideal wirelength but leads to prohibitive runtime.  
553 While sequential approaches typically employ net decomposition [58], maze routing [59], pattern  
554 routing [43], or negotiation-based rip-up and rerouting (NR&R), and solely route a 2-pin net every  
555 time (e.g. [20, 21, 60, 33]). The sequential methods have been often shown faster than the concurrent  
556 approaches, but they may rely on the ordering of the nets and thus leading to sub-optimal solutions.

### 557 A.2 Limitation

558 The limitation refers to our end-to-end pipeline which can be a little blackbox compared with heuristic  
559 algorithms. Moreover, the conditional generative routing model is currently trained on the routes  
560 generated by the state-of-the-art classical router. Therefore, the performance of the routing model  
561 may be limited by the router. Unsupervised learning and semi-supervised learning are possible  
562 approaches to break the performance limitation.

### 563 A.3 Negative Social Impact

564 We have not identified potential negative social impact of our work.

### 565 A.4 Additional Methods: an RL Router and Speedup Version of Our Generative Router

566 To make a more comprehensive study, we further devise two additional routing methods for compari-  
567 son. One is an RL-based router following [6] which only gives limited result on small-scale dataset




Figure 5: **An example of three nets on a chip.** Pins of *net1* , *net2* and *net3* are dyed red, blue and orange, respectively. The block that exactly surrounds each net is the bounding box of the net. The bounding box of *net1* overlaps with the bounding box of *net2*, while the bounding box of *net3* is independent of the above two.

568 that is generated randomly. The other is a concurrent version of our proposed generative router, to  
 569 speed up the routing process.

#### 570 A.4.1 Our Implemented RL Router

571 The RL-based router in our experiment is based on recent work [6] that decides actions of the  
 572 routing direction, i.e. going north, south, etc in each step. In our implementation, we enlarge the  
 573 grid size from  $8 \times 8$  to  $16 \times 16$  while ignoring different layers in routing, as we concentrate on  
 574 calculating the final wirelength in more realistic cases. The structure of our Q-network consists of  
 575 three fully-connected layers with 128 hidden units in each layer. Reward is set as  $-1$  for all valid  
 576 actions, except that the reward of finding terminal pin is 50 and a penalty of  $-50$  is supposed to pay  
 577 for invalid action which makes the capacity of routing path smaller than zero.

#### 578 A.4.2 Speedup Version of Our Generative Router

579 In the main text, our generative router routes the nets sequentially (i.e. one net by one net) such that it  
 580 produces routes with lower wirelength and overflow. In another word, the batch size in the inference  
 581 stage for the deep routing network is 1 which is not common and does not release the computing  
 582 advantage of GPU. To speed up our generative router, we set the batch size to 128 in the inference  
 583 stage to enable our router to run in a concurrent manner.

584 However, the concurrent version may degenerate the performance of the outputs on wirelength and  
 585 overflow. As illustrated in Fig. 5, the bounding box of *net1* overlaps with that of *net2*, and the  
 586 bounding box of *net3* is far away from them. When routing these three nets concurrently, the routes  
 587 of *net1* and *net2* may intersect with each other and cause conflict in the usage of routing capacity,  
 588 which leads to overflow and makes routing harder for the rest of nets.

### 589 A.5 Additional Results

#### 590 A.5.1 Ablation Study for Loss Function of the Routing Model

591 In this experiment, we utilize our conditional generative routing network as the base model and verify  
 592 the effectiveness of the enhanced loss function. Our adversarial loss is

$$\mathcal{L}_{adv}(G, D) = \sum_{i=1,2} \lambda_i (\mathbb{E}_{x,y} [\log D_i(x, y)] + \mathbb{E}_x [\log(1 - D_i(x, G(x)))]), \quad (5)$$

593 where we set  $\lambda_1 = \lambda_2 = 0.5$  by default. While our focal loss is

$$\mathcal{L}_{FL}(G) = -\mathbb{E}_{x,y} \left[ \frac{1}{N} \sum_{i=1}^N \alpha [y_i(1 - g_i)^\gamma \log g_i + (1 - y_i)g_i^\gamma \log(1 - g_i)] \right], \quad (6)$$

Table 5: Loss function comparison w.r.t Correctness Rate (CrrtR) and Wirelength Ratio (WLR) on Route-small dataset (80K samples). We use our conditional generative network as the base model to conduct this experiment. “L2” is short for L2 loss, “FL” is short for focal loss, and “EL” denotes the enhanced loss in Eq. 7.

Loss	Route-small	
	CrrtR↑	WLR↓
L2	0.648	1.020
FL	0.756	1.091
L2+FL	0.674	1.035
EL	0.735	1.018

Table 6: Comparison w.r.t Correctness Rate (CrrtR) and Wirelength Ratio (WLR) on Route-large dataset (100K 128×128 samples). “Non-ISA” is the non-input-size-adapting network. “ISA” is the input-size-adapting network, and “0”, “50” and “100” refer to the amount of pre-training epochs for the filling network.

Variants	Params	Route-large	
		CrrtR↑	WLR↓
Non-ISA	15M	0.657	1.023
ISA-0	12M	0.777	1.011
ISA-50	12M	0.784	1.010
ISA-100	12M	0.780	1.013

594 where we set  $\alpha = 0.5$  and  $\gamma = 2$  by default. For the enhanced loss, it can be expressed as

$$\min_G \left( \left( \max_D \mathcal{L}_{adv}(G, D) \right) + \mu_{FL} \mathcal{L}_{FL}(G) + \mu_{L2} \mathcal{L}_{L2}(G) + \mu_r \mathcal{L}_r(G) \right), \quad (7)$$

595 where we set  $\mu_{FL} = \mu_{L2} = 5 \times 10^3$  and  $\mu_r = 0.1$  in all our experiments.

596 In Table 5, focal loss delivers the best correctness rate while introducing higher wirelength. In  
 597 contrast, the L2 loss is opposite of the focal loss. The enhanced loss combines the advantages of  
 598 these two loss functions and obtains a competitive correctness rate and the best wirelength ratio.

### 599 A.5.2 Input-size-Adapting vs. Non-Input-size-Adapting

600 We explore the performance difference between our input-size-adapting network (represented by  
 601 ISA) and a non-input-size-adapting variant (represented by Non-ISA). The Non-ISA follows the  
 602 structure of our basic generator. Its convolutional front-end contains one more layer, and it has three  
 603 additional residual blocks. The ISA utilizes the well-trained basic generator in part as the guiding  
 604 network to obtain a feature map, and it further uses another convolutional front-end as the filling  
 605 network to acquire another feature map. Then the element-wise sum of the feature maps are fed into  
 606 a series of residual blocks and a decoder to generate the output. We compare the Non-ISA with 3  
 607 variants of our ISA (without pre-training the filling network, pre-training the filling network for 50  
 608 epochs and pre-training the filling network for 100 epochs). The ISA outperforms the Non-ISA as  
 609 illustrated in Table 6, while the variants pre-trained for different number of epochs behave similarly.

610 Fig. 6 shows the training plot for the Non-ISA, the ISA and the basic generator. The variants of the  
 611 ISA pre-trained for diverse amounts of epochs share similar training curves. The training of all the  
 612 networks is stable, and the ISA converges faster than the Non-ISA and achieves a better result since it  
 613 partly inherits the well-trained basic generator and the filling network has also been pre-trained.

### 614 A.5.3 Additional Experiments of Generative Backbones

615 We extend the dataset Route-small to a larger dataset named Route-small-extension that contains  
 616 650k instances from 3 circuits as the training set and 200k samples from another circuit as the test set.  
 617 We conduct additional experiments of generative routing models on Route-small-extension to make




Figure 6: Training curves of the Non-ISA generator, the ISA generator and the basic generator. The variants of the ISA pre-trained for different amounts of epochs hold similar training curves.

Table 7: Evaluation of different backbones w.r.t. correctness rate (CrrtR) and wirelength ratio (WLR) for the routing on: Route-small-extension. cGAN: the vanilla cGAN model with a single realism discriminator; bcGAN: the bi-discriminator version. EL: enhanced loss in Eq. 7.

our router w/ different generative models	Route-small-extension	
	CrrtR $\uparrow$	WLR $\downarrow$
CVAE*(CNN) [9]	0.597	1.073
CVAE*-cGAN(CNN)	0.535	1.081
CVAE*-bcGAN(CNN)	0.647	1.023
U-Net* [39]	0.728	1.014
cGAN(U-Net*) [29]	0.572	1.077
bcGAN(U-Net*)	0.731	1.022
ResNet [40]	0.743	1.273
cGAN(ResNet)	0.632	1.017
bcGAN(ResNet)	0.757	1.010
bcGAN(ResNet)+EL (full version of our router)	<b>0.795</b>	<b>1.007</b>

Table 8: Comparison w.r.t wirelength (WL), overflow (OF) and runtime (time) for our conditional generative routing model and RL-based router on circuit *adaptec1* from ISPD-2005 benchmark. Note the maximal grid size that RL router can deal with is  $16 \times 16$ , so the positions of macros for both methods are scaled to  $[0, 16)$  for a fair comparison.

Method	WL $\downarrow$	OF $\downarrow$	Time(s) $\downarrow$
Generative Router (ours)	5240	0	<b>1.805</b>
RL Router	4951	157	11.528

618 further comparison among the generative backbones. The results are shown in Table 7, which is an  
619 extension to Table 2.

620 **A.5.4 Comparison with RL-based Router**

621 Table 8 compares the results between our conditional generative routing model and RL-based router  
 622 on circuit *adaptec1* from ISPD-2005 benchmark. Our conditional generative router is much more  
 623 efficient than the RL-based router, achieving approximately  $10\times$  speedup. In addition, the overflow  
 624 of RL-based router is greater than zero, which degrades the performance of wirelength in the long  
 625 run. Note the maximal grid size that RL router can deal with is  $16 \times 16$  while our generative routing  
 626 model is still applicable for grids larger than  $64 \times 64$ . Such limitation on size and extremely low  
 627 efficiency make RL-based router not an option in neural macro placement and routing pipeline.

Table 9: Evaluation of wirelength (WL), overflow (OF) and runtime (Time) with three classical routers on ISPD-98 routing benchmarks. Sequential denotes the variant of our router sequentially routing each net, while Concurrent represents the concurrently routing variant.

Circuits	Our router (Sequential)			Our router (Concurrent)			Labyrinth 1.1 [43]			Fengshui 5.1 [44]			BoxRouter [45]		
	WL↓	OF↓	Time(s)↓	WL↓	OF↓	Time(s)↓	WL↓	OF↓	Time(s)↓	WL↓	OF↓	Time(s)↓	WL↓	OF↓	Time(s)↓
ibm01	<b>62337</b>	0	59.2	64094	43	17.6	76517	398	21.2	66006	189	15.1	65588	102	8.3
ibm02	<b>170270</b>	0	179.9	173391	25	27.1	204734	492	34.5	178892	64	47.9	178759	33	34.1
ibm03	<b>146362</b>	0	194.6	148629	5	24.4	185116	209	36.3	152392	10	35.2	151299	0	16.9
ibm04	<b>165874</b>	0	254.4	168897	142	36.1	196920	882	83.5	173241	465	54.1	173289	309	23.9
ibm05	<b>408421</b>	0	189.9	409356	4	43.7	420583	0	59.2	412197	0	104.8	409747	0	49.5
ibm06	<b>278029</b>	0	232.9	279664	27	38.2	346137	834	104.3	289276	35	80.1	282325	0	33.0

628 **A.5.5 Comparison with a Concurrent Version of Our Router and Other Classic Routers**

629 We first test our conditional generative routing model with each net routed sequentially (i.e. a batch  
 630 size of 1) on the ISPD-98 benchmarks. In addition, we run our generative router with nets routed  
 631 concurrently (a batch size of 16), which may trade wirelength and overflow for runtime, and we  
 632 reimplement the post-processing module by C++. The sequential and concurrent variants of our  
 633 generative routing model are defined as Sequential and Concurrent, respectively. We further compare  
 634 the wirelength, overflow and runtime with three more classical routers, Labyrinth 1.1 [43], Fengshui  
 635 5.1 [44] and BoxRouter [45]. Since these three routers are not open-source and are difficult to  
 636 reproduce, we directly use the experimental results in their papers. The experiments of the classical  
 637 routers are performed on a 1.4GHz PentiumIII workstation with Linux operating system. Our  
 638 experiments are performed on a server with RTX 3090 GPUs and AMD 3970X 32-Core CPU.

639 Table 9 shows the results. On the one hand, our sequential generative routing model outperforms  
 640 the classical routers on wirelength and overflow, while it takes a longer time to accomplish the  
 641 routing task, compared with strong heuristic baselines. On the other hand, our concurrent version  
 642 dramatically speeds up the running ( $3.36 \sim 7.98\times$  speedup) of generative routing model at the  
 643 expense of total wirelength and overflow, and it still performs better than the three classical routers  
 644 on wirelength and overflow, except the overflow on *ibm05* and the overflow of BoxRouter on *ibm03*  
 645 and *ibm06*. Modifying our algorithms and finding other techniques to cut down the runtime are still  
 646 being explored.

647 **A.5.6 Additional Visualization of Mixed-size Placement**

648 Despite circuit *bigblue1*, two additional visualization of our mixed-size placer and DeepPlace on  
 649 circuits *adaptec2* and *adaptec4* are elaborated in Fig. 7.




Figure 7: Visualization of macro (in orange) /standard cell (in blue) placement by DeepPlace [1] and our mixed-size placer on circuits *adaptec2* and *adaptec4*. On circuit *adaptec4*, the density of macros makes it difficult to fill standard cells into the center of canvas for DeepPlace, while our mixed-size placer eliminates the problem via reducing overlap.