A high-throughput FPGA architecture for parallel connected components analysis based on label reuse

Michael J. Klaiber, Donald G. Bailey, Silvia Ahmed, Yousef Baroud, Sven Simon

Abstract: A memory efficient architecture for single-pass connected components analysis suited for high throughput embedded image processing systems is proposed which achieves a high throughput by partitioning the image into several vertical slices processed in parallel. The low latency of the architecture allows reuse of labels associated with the image objects. This reduces the amount of memory by a factor of more than 5 compared to previous work. This is significant, since memory is a critical resource in embedded image processing on FPGAs.