Toggle navigation
OpenReview
.net
Login
×
Go to
DBLP
homepage
Accuracy-Aware Memory Allocation to Mitigate BRAM Errors for Voltage Underscaling on FPGA Overlay Accelerators
Tanvir Ahmed
,
Johannes Maximilian Kühn
Published: 01 Jan 2020, Last Modified: 28 May 2025
FPGA 2020
Everyone
Revisions
BibTeX
CC BY-SA 4.0
Loading