Diagnosis and Yield Learning

Yu Huang, Wu-Tung Cheng, Ruifeng Guo, Sameer Chillarige

Abstract: With the advanced technology used in the semiconductor manufacture process, systematic defects related to layout patterns and litho process are the major cause of yield issues. In this industry session, we invite three experts from three EDA companies to share their experiences of diagnosis and yield learning.