Correcting ADC jitter using DPLL timing error signalOpen Website

Haoyang Shen, Hao Zheng, Daniel O'Hare, Deepu John, Barry Cardiff

Published: 01 Jan 2023, Last Modified: 26 Oct 2023NEWCAS 2023Readers: Everyone
0 Replies