Go to NEWCAS 2023 homepageCorrecting ADC jitter using DPLL timing error signal
0 Replies
Loading
OpenReview is a long-term project to advance science through improved peer review with legal nonprofit status. We gratefully acknowledge the support of the OpenReview Sponsors. © 2026 OpenReview