A Coding Efficiency-Aware Hardware Design for VVC Affine Motion Estimation Reconstructor

Download PDF
Open Webpage

Marcello M. Muñoz, Denis Maass, Murilo R. Perleberg, Luciano Agostini, Guilherme Corrêa, Marcelo Schiavon Porto

Published: 2025, Last Modified: 27 Feb 2026IEEE Des. Test 2025EveryoneRevisionsBibTeXCC BY-SA 4.0
Abstract: Editor’s notes: This article proposes a specialized hardware architecture for the VVC affine motion estimation reconstructor. The design aims to maintain high coding efficiency while enabling real-time processing of UHD video. —Ney Calazans, Federal University of Santa Catarina (UFSC), Brazil —Bruno Zatt, Federal University of Pelotas (UFPel), Brazil