Toggle navigation
OpenReview
.net
Login
×
Go to
DBLP
homepage
Physically Aware Synthesis Revisited: Guiding Technology Mapping with Primitive Logic Gate Placement
Hongyang Pan
,
Cunqing Lan
,
Yiting Liu
,
Zhiang Wang
,
Li Shang
,
Xuan Zeng
,
Fan Yang
,
Keren Zhu
Published: 01 Jan 2024, Last Modified: 31 May 2025
ICCAD 2024
Everyone
Revisions
BibTeX
CC BY-SA 4.0
Loading