Toggle navigation
OpenReview
.net
Login
×
Go to
DBLP
homepage
PVTSizing: A TuRBO-RL-Based Batch-Sampling Optimization Framework for PVT-Robust Analog Circuit Synthesis
Zichen Kong
,
Xiyuan Tang
,
Wei Shi
,
Yiheng Du
,
Yibo Lin
,
Yuan Wang
Published: 01 Jan 2024, Last Modified: 15 May 2025
DAC 2024
Everyone
Revisions
BibTeX
CC BY-SA 4.0
Loading