Explainable Error Detection in Integrated Circuits Image Segmentation via Graph Neural Networks

Xiaoyu Ma   *MA0009YU@e.ntu.edu.sg*
College of Computing and Data Science, Nanyang Technological University

Jingyang Dai   *jingyang.dai@ntu.edu.sg*
School of Electrical and Electronic Engineering, Nanyang Technological University

Feng Ji[*]   *jifeng@ntu.edu.sg*
School of Electrical and Electronic Engineering, Nanyang Technological University

Deruo Cheng[*]   *deruo.cheng@ntu.edu.sg*
School of Electrical and Electronic Engineering, Nanyang Technological University

Yiqiong Shi   *YQSHI@ntu.edu.sg*
School of Electrical and Electronic Engineering, Nanyang Technological University

Bah Hwee Gwee   *ebhgwee@ntu.edu.sg*
School of Electrical and Electronic Engineering, Nanyang Technological University

Reviewed on OpenReview: *https://openreview.net/pdf?id=q68B9mTom5*

Abstract

Automated segmentation of integrated circuit (IC) images plays a critical role in hardware assurance, yet remains challenging due to nanoscale structural complexity, extremely low error tolerance, and the limited interpretability of existing deep learning–based approaches. Most convolutional neural network (CNN)–based error detection methods operate at the whole-image level, making it difficult to localize specific faults or explain their structural causes. In this work, we propose an explainable graph neural network (GNN) framework for component-level error detection in IC segmentation masks. Each connected component in the binary mask is converted into a feature-annotated graph that captures both topological connectivity and geometric properties. Error detection is then formulated as graph-based classification, enabling the identification of anomalous components and precise localization of erroneous regions. Experiments on multiple IC layouts under diverse imaging conditions demonstrate that the proposed method achieves robust and generalizable performance. In addition to accurate detection, the graph-based formulation provides improved interpretability by explicitly linking predictions to structural deviations at the component level.

1 Introduction

The rapid advancement of semiconductor technology has led to increasingly complex integrated circuit (IC) designs with smaller feature sizes and higher integration density (Mack, 2011). Accurate segmentation of IC structures from scanning electron microscope (SEM) images is essential for applications such as failure analysis and hardware assurance (Huang & Jing, 2007; Cai et al., 2018; Wilson et al., 2022).

However, segmentation algorithms often produce errors that can significantly impact downstream function-level analysis, which relies on accurately segmented circuit structures (Zhang et al., 2016). The complex

---

[*]Corresponding to: F. Ji and D. Cheng.

| (a) Input IC image | (b) Ground-truth | (c) Predicted mask |

Figure 1: For the IC image (a), its ground-truth segmentation mask is (b). The segmentation task is challenging due to noise and imaging artifacts, which may result in short or open circuits. Notably, the predicted mask (cf. (c)) often appears visually coherent, even when errors (highlighted in red bounding boxes) are present, making them difficult to detect through direct visual means. To address this, we propose a graph-based approach to identify local topological anomalies.

structures of modern ICs, including multi-level interconnects, varying material contrasts, and noise artifacts during SEM imaging, make accurate segmentation difficult (see Fig. 1 for examples). Moreover, segmentation errors, such as short and open circuits, can have subtle visual manifestations that are challenging to detect using conventional image analysis techniques (Doudkin et al., 2005; Lee & Yoo, 2008; Cheng et al., 2018; 2019a;b; Hong et al., 2019; Wilson et al., 2020; Yu et al., 2022). Therefore, the detection of such segmentation errors is a crucial task.

Correcting such errors typically requires manual visual inspection by experts. However, a single IC chip could have millions of SEM images, making manual review impractical, posing a major bottleneck for large-scale industrial deployment. In this paper, our main objective is to perform:

- *Error Detection* in (given) IC image segmentation.

In contrast to IC image segmentation, the problem of *error detection* is less studied. Zhang et al. (2023) has proposed a CNN-based automatic error detection. Such an approach is holistic in nature, i.e., full images are used for both training and testing. A decision is made on the feature representation of the whole image.

However, like the "spot the difference" game,[1] segmentation errors in IC images are typically local in nature (cf. Fig. 1), while holistic approaches offer limited explainability regarding which specific circuit elements are erroneous. Furthermore, unlike natural images, the foreground components, such as metal lines (i.e., conductive metal pathways that interconnect transistors and other components on a chip), exhibit minimal variation in appearance features like color, intensity, texture, or shape. Instead, they are primarily defined by their structural topology and spatial arrangement. This observation motivates a graph-based approach to error detection, which naturally aligns with the structural characteristics of IC images.

For the high-level idea, we encode each (metal-line) component $\mathcal{C}$ in an IC image or a binary mask using a graph G, which is a 1-dimensional skeleton of the component (see Fig. 2 and Fig. 4 below). The functionality of the component $\mathcal{C}$ is fully determined by its connectivity, and hence captured by the topology of G. We encode other information, such as position, thickness, and orientation, as features of G. Therefore, the error detection problem can be re-interpreted as a graph classification or outlier detection problem, for which we can employ Graph Neural Network (GNN) models (Defferrard et al., 2016; Kipf & Welling, 2017).

The proposed graph-based method offers several advantages. It provides inherent explainability by operating on individual connected components, allowing precise localization of segmentation errors. When an error is detected, the method can identify the specific nodes and edges in the graph that contribute to the classification decision. Moreover, it demonstrates superior generalization capability by focusing on topological features rather than image-level characteristics. This allows the method to handle datasets with varying image complexity and different numbers of connected components without requiring retraining. The graph-based

---

[1]https://en.wikipedia.org/wiki/Spot_the_difference

representation is more robust (Hamilton et al., 2017) to variations in imaging conditions and noise artifacts that commonly affect SEM images.

Notice the problem is inherently supervised, despite the limited labeled defect images. Unlike open-set anomaly detection, hardware assurance involves defects arising from a small number of recurring, well-understood mechanisms (e.g., opens and shorts), resulting in a structured and constrained error space. Under this assumption, supervised classification is appropriate, as the defect distribution can be estimated from representative labeled data. While this may not capture entirely unseen defects, it aligns with the practical goal of reliably detecting known high-risk faults.

Our contributions can be summarized as follows:

- Our work offers a novel graph-based perspective on IC image analysis, potentially paving the way for future research in this direction.

- We propose an efficient pipeline for converting a segmentation mask (for an IC) into a set of graphs. We describe how the mask information can be encoded with node and edge features.

- We design a tailored GNN model for our specific task. In particular, it leverages edge features for message passing in usual GNN models.

- We discuss why our approach is "explainable" and demonstrate that our approach can be applied in conjunction with computer vision (CV) models for the detection task.

2 Preliminaries

2.1 Problem: error detection in IC image segmentation

Given an IC image $\mathcal{I}$, a segmentation model generates a binary mask $\mathbf{M}$ of the foreground components, most notably metal lines (see Fig. 4 left panel). For the *error detection problem*, we want to decide whether there is an error in the *given* binary mask $\mathbf{M}$, *without accessing* $\mathcal{I}$. Moreover, it is preferably able to pinpoint the error component/location with minimal human intervention. We refer readers to more detailed discussions on "explainability" below.

As we have highlighted in Section 1, unlike natural images, the correctness of structural topology is a more important aspect for the functionality of an IC. Therefore, we propose to use graph-based methods, which are well-suited for such a need.

Explainability Our approach offers more than a binary image classification. In our context, explainability refers to the ability to identify the specific metal-line component where an error occurs, rather than producing only a binary decision at the image level. This component-level localization is important for downstream hardware assurance tasks, such as targeted inspection or correction.

In contrast, conventional CV-based approaches typically output a single prediction for the entire image. Even when an image is flagged as abnormal, additional processing is still required to determine which circuit element is responsible for the error. In this sense, their explainability is limited to image-level classification and does not directly provide structural attribution.

2.2 Graph neural networks

As outlined in Section 1, we shall encode foreground components as graphs with features, which can be further processed with graph neural networks (GNNs). In this subsection, we give a brief overview of GNNs.

Graph neural networks (GNNs) have emerged as powerful tools for analyzing structured data with complex relationships and topological properties (Defferrard et al., 2016; Veličković et al., 2017), which is particularly helpful for our setting. At the high level, many GNN models consist of layers of message-passing and feature

Figure 2: In these examples, we have graphs the components of the masks. If a short circuit occurs for the segmentation mask $\mathbf{M}'$, then the graph G_1' is not comparable to any graph derived from $\mathbf{M}$.

aggregation (Xu et al., 2019). More specifically, given a graph $G = (V, E)$ and initial node features represented by $x_v^{(0)}$ for each $v \in V$, the node features can then be updated in the l-th layer as follows:

$$x_v^{(l)} = \sigma\big(W^{(l)}\mathrm{AGGR}(\{x_u^{(l-1)} \mid u \in \mathcal{N}(v)\})\big) \tag{1}$$

where σ is an activation function, $W^{(l)}$ are the learnable weights in the l-th layer and $\mathcal{N}(v)$ is the neighbor set of v. AGGR is a message aggregation function, such as a weighted average (Kipf & Welling, 2017) or a weighted sum (Xu et al., 2019). The latter is the backbone of the graph isomorphism network (GIN). For a *graph-level task*, one may retrieve a graph feature by applying a global pooling function (e.g., summation, average) to the output node features of the last layer.

As a preview, in the context of IC images, graph edges approximate metal lines and possess inherent attributes. To accommodate this, we refine the general formulation in (1) by integrating edge features, thereby constructing a model specifically tailored to the IC image analysis task.

3 Methodology

3.1 Why the graph approach: an overview

In this subsection, we outline the motivation for adopting a graph-based approach and provide a high-level overview of our model. To maintain clarity and avoid delving into technical concepts from metric geometry (Bridson & Haefliger, 1999) and algebraic topology (Hatcher, 2001), we keep the discussion informal here. A detailed and rigorous theoretical treatment is provided in Appendix B.

Recall that a primary objective of this work is to detect topological anomalies, such as opens and shorts, that are critical to circuit functionality and hardware assurance. These defects directly affect connectivity and are thus naturally captured by our graph-based representation. The following problem setup reflects this objective.

For a mask $\mathbf{M}$ of an IC image, a (metal-line) component $\mathcal{C}$ is usually regular in shape. Therefore, many of its essential functionalities, such as connectivity, can be captured with an embedded 1-dimensional metrical graph (i.e., a graph with a metric) $G \subset \mathcal{C}$. To be more specific, for a small $\epsilon > 0$, we call G an ϵ-*approximation* of $\mathcal{C}$ if (a) points on $\mathcal{C}$ are within ϵ distance to points in $\mathcal{G}$; (b) $\mathcal{C}$ can be continuously deformed to $\mathcal{G}$ without breaking (see Fig. 2).

Therefore, if we approximate each component in ground-truth mask $\mathbf{M}$ by a metrical graph, we obtain an arrangement of a collection of graphs $\mathcal{G}_{\mathbf{M}} = \{G_i \mid 1 \leq i \leq c\}$, where c is the number of components of $\mathbf{M}$. Intuitively, consider a segmentation mask $\mathbf{M}'$ and let $\mathcal{G}_{\mathbf{M}'} = \{G_i' \mid 1 \leq i \leq c'\}$ be the collection of graphs similarly derived from $\mathbf{M}$. If $\mathbf{M}'$ contains errors such as open or short circuits, then some graph $G_i' \in \mathcal{G}_{\mathbf{M}'}$ does not have a comparable counterpart in $\mathcal{G}_{\mathbf{M}}$ (see Fig. 2), i.e., being *outliers* in reference to $\mathcal{G}_{\mathbf{M}}$.

In other words, suppose $\mathbf{M}'$ is the segmentation mask and $\mathbf{M}$ is the ground-truth mask. A graph G_i' in the graph collection $\mathcal{G}_{\mathbf{M}'}$ is *comparable* to G_j in the ground-truth graph collection $\mathcal{G}_{\mathbf{M}}$ if the following holds:

(a) G'_i and G_j are located close to each other.

(b) G'_i and G_j are similar as both topological spaces and metric spaces.

If we do *not* have a one-to-one correspondence between $\mathcal{G}_{\mathbf{M}}$ and $\mathcal{G}_{\mathbf{M}'}$ of comparable graph pairs, then $\mathbf{M}'$ is likely to have errors such as open or short circuits. A more rigorous formulation and its proof are provided in Appendix B.

The upshot is that if no errors (e.g., open or short circuits) are present, then the graphs in the mask $\mathbf{M}'$ are likely to have been "seen before". If, across a dataset, graphs derived from ground-truth masks of different images follow a similar distribution, error detection can then be framed as identifying "unseen graphs", effectively reducing the task to a two-class classification problem.

To encode the "comparability" conditions defined above, the following features of component graphs are potentially useful for classification:

- locations (for positional proximity),

- lengths of edges and turning angles (for similarity in topology and geometric shape).

Additional visual information can be helpful, and more details are given in the next subsection.

Figure 3: An input mask is converted into graphs with features, which are fed into a GNN. The figure summarizes the pipeline. An explicit example is given in Fig. 4.

The above discussions inspire us to adopt a graph-based strategy for error detection by framing the task as a classification problem over feature-annotated graphs, each derived from a connected component of the binary mask. It offers *explainability* by directly indicating anomalous components. This approach naturally decomposes into two core modules: (a) image-to-graph conversion, and (b) graph classification via GNNs, which we detail in the following subsections. A visual summary of our model pipeline is in Fig. 3.

3.2 Image-to-graph conversion

For an overview, in our application domain, metal lines in IC layouts typically exhibit simple and highly regular geometric structures, consisting primarily of straight segments with right-angle junctions. Because of this constrained geometry, a deterministic and hand-crafted procedure is sufficient to reliably capture the essential structural information needed for graph construction. We next provide the details.

Suppose $\mathcal{I}$ is an IC image of dimension $H \times W$. Given a binary segmentation mask $\mathbf{M} \in \{0,1\}^{H \times W}$, we extract individual connected components using 8-connectivity analysis. This means that two pixels p_1, p_2

are *adjacent* if p_2 is one of the 8 neighbors (including 4 diagonal neighbors) of p_1. They belong to the same component if there is a sequential path of pixels from p_1 to p_2 consisting of adjacent pixels.

Each component $\mathcal{C}$ represents a distinct metal-line structure. We apply the morphological thinning operation with the skeletonization algorithm in Zhang & Suen (1984), to reduce each component $\mathcal{C}$ to single-pixel-width medial axis representations $\mathcal{S}$ while preserving topological connectivity (see Fig. 4).

However, each skeleton $\mathcal{S}$ usually consists of a large collection of pixels, which does not represent a proper graph structure. To better represent the rectilinear nature of integrated circuit layouts, we convert the skeletons $\mathcal{S}$ into a graph $G = (V, E)$ with a small node set V as follows.

Figure 4: In the example, we are given the binary segmentation mask $\mathbf{M}$ (left panel). Skeletonization generates the skeletons of the components (middle panel), each of which contains an excessive number of nodes. The refinement greatly reduces the number of nodes and yields the final graph structures (red nodes, blue edges in the right panel).

The node set V   We categorize V into three sub-types:

- *End points.* These are pixels with *exactly one neighbor* belonging to the skeleton $\mathcal{S}$ (among 8-neighbors). Intuitively, they represent the end points of the graph G.

- *Junctions.* These are pixels with *three or more neighbors* belonging to $\mathcal{S}$. Intuitively, they are connection points for different branches.

- *Corners.* These are pixels with *two neighbors* where the path direction makes a significant turn (see details below). Intuitively, they represent the turning corner locations of the metal line (see Fig. 4 right panel).

More on corners. For a pixel p_0 with two neighbors, let $\mathcal{N}$ be the $g \times g$ neighborhood grid of p_0. The skeleton $\mathcal{S}$ intersects the boundary of $\mathcal{N}$ at two pixels p_1, p_2. We compute the angle θ between the vectors $\overrightarrow{p_0 p_1}$ and $\overrightarrow{p_0 p_2}$. The pixel p_0 is a *corner* if θ is within $90° \pm \Delta°$. Large θ indicates that there is no directional change, while a very small θ is unlikely, as meta-lines rarely reverse direction abruptly. Our implementation chooses $g = 5$ and $\Delta = 30$.

The edge set E   Edges are constructed by tracing paths between nodes in V using *breadth-first search* on the skeleton $\mathcal{S}$. This prevents the connection of far-away nodes and thus faithfully captures the topology of the component.

The edge construction skips many topologically unimportant pixels. To compensate, we encode their information as features, which we discuss next.

Node and edge features   For each node $v \in V$, we concatenate the following numerical information as a *node feature* vector $\mathbf{h}_v^{(0)} = [x_v, y_v, z_v, \boldsymbol{\theta}_v]$:

- (x_v, y_v) is the coordinate of the pixel location, normalized with the image dimension.

- z_v is the one-hot encoding of node type: end point, junction, or corner.

- The angles between edges incident at v are recorded in a clockwise direction as a vector $\boldsymbol{\theta}_v$ of dimension d. Here, d is a prescribed upper bound on the number of incident edges (usually $d = 4$ is sufficient). We use 0 padding if the number of incident edges at v is less than d.

As we have pointed out, it is crucial to use *edge features* to compensate for the information loss in graph conversion. For an edge $(v_i, v_j) \in E$, its feature vector

$$\mathbf{e}_{ij} = [\ell_{ij}, \mu_{ij}, \nu_{ij}, M_{ij}, m_{ij}] \tag{2}$$

encodes geometric and width information as follows:

- ℓ_{ij} is the Euclidean distance between the pixels for v_i, v_j.

- For a number k, we identify equally spaced k-points $P = \{p_1, \ldots, p_k\}$ on the edge (v_i, v_j). The width[2] of the binary mask perpendicular to (v_i, v_j) and passing through each $p \in P$ is recorded as a vector $\mathbf{w}_{ij} = (w_1, \ldots, w_k)$ (see Fig. 5 for an example). Then $\mu_{ij}, \nu_{ij}, M_{ij}, m_{ij}$ are the average, variance, max and min of $\mathbf{w}_{ij}$, respectively.

  Intuitively, these features encode visual information of the original binary mask.

Remark 1. *The converted graphs may have small artifacts, e.g., small addendum edges, inherited from skeletonization. However, as such an edge has a short length, its contribution during feature aggregation almost vanished due to the continuous nature of the GNN. Therefore, such an artifact does not pose a serious challenge.*

In the next subsection, we describe how to incorporate node and edge features into a GNN for the error detection task.

Figure 5: As shown in the example, the perpendicular width $w_1, \ldots, w_k$ of different locations on the skeleton (red) are used to form edge features.

3.3 Edge-aware graph isomorphism network

As in the "overview" subsection, we cast the explainable error detection problem as a classification problem of feature-annotated graphs with two types, either normal or abnormal. This is slightly different from the 1-class classification for anomaly detection (Zhao & Akoglu, 2021; Qiu et al., 2022), as we have both positive and negative training samples.

The GIN model is proven to be a powerful model for graph classification with node features. Our tailor-made model is in the style of GIN. To highlight the incorporation of edge features, we call our model *Edge-aware Graph Isomorphism Network (EA-GIN)*.

---

[2]For each sampled point $p \in P$ along an edge (on the skeleton), we first estimate the local tangent direction of the edge and compute the corresponding normal direction using standard linear algebra. Let L_p denote the line passing through p and perpendicular to the edge direction. We then compute the two intersection points between L_p and the boundary of the binary segmentation mask, denoted by $v_{1,p}$ and $v_{2,p}$. The perpendicular width at p is defined as the Euclidean distance between $v_{1,p}$ and $v_{2,p}$. This procedure ensures that the width is measured directly from the segmentation mask rather than from the skeleton representation.

An essential design requirement is to incorporate the edge features $\mathbf{e}_{ij}$ (2) into the model. A natural idea is to convert them into attention weights for node feature aggregation in message passing. Therefore, the l-th EA-GIN layer performs the following updates for the node v_i:

$$a_{ij}^{(l)} = \mathrm{MLP}_1^{(l)}(\mathbf{e}_{ij}), \tag{3}$$

$$\widehat{a}_{ij}^{(l)} = \mathbf{D}_{ii}^{-1/2} \cdot a_{ij}^{(l)} \cdot \mathbf{D}_{jj}^{-1/2}, \tag{4}$$

$$\mathbf{h}_i^{(l+1)} = \mathrm{MLP}_2^{(l+1)}\left((1+\epsilon^{(l)})\mathbf{h}_i^{(l)} + \sum_{j \in \mathcal{N}(i)} \widehat{a}_{ij}^{(l)}\mathbf{h}_j^{(l)}\right). \tag{5}$$

In the model, we use two learnable multilayer perceptrons (with ReLU activation): $\mathrm{MLP}_1^{(l)}$ converts edge features into attention weights $a_{ij}^{(l)}$, and $\mathrm{MLP}_2^{(l+1)}$ updates node representations. The parameter $\epsilon^{(l)}$ is learnable as in GIN. The weights $a_{ij}^{(l)}$ are normalized by the diagonal entries of the degree matrix $\mathbf{D}$ of the graph. As usual, the aggregation is performed in the 1-hop neighbor $\mathcal{N}(i)$ of v_i.

For a graph-level downstream task, a READOUT function (e.g., summation or another pooling function (Ying et al., 2018)) aggregates node features of the last layer $\{\mathbf{h}_i^{(L)} \mid v_i \in V\}$ to generate the graph representation:

$$\mathbf{h}_G = \mathrm{READOUT}(\{\mathbf{h}_i^{(L)} \mid v_i \in V\}). \tag{6}$$

In our case, $\mathbf{h}_G$ is used for a two-class classification. It is passed through an MLP to generate the probability weights for the classes. The predictions are further used in the standard *cross-entropy loss* or *weighted cross-entropy loss* (when there is label imbalance) for training.

Although the model is not equipped with a complex mechanism, it seamlessly integrates all key elements. Its effectiveness is demonstrated through numerical results in the next section.

4 Experimental results

4.1 Datasets and experiment overview

Our model is evaluated across four IC image datasets: A1, A2, S1, and S2.[3] Each dataset contains binary segmentation masks, ground-truth masks, and ground-truth labels for error detection. The datasets exhibit varying design characteristics in terms of circuit topology, feature density, and error types. In Table 1, we show the size of positive (i.e., with errors) and negative samples in each dataset. We notice that all datasets are highly class-imbalanced, and we evaluate model performance with the *F1-score*.

Table 1: Sizes of positive (i.e., with errors) and negative samples in each IC image dataset (img.) and the converted graph (graph) dataset.

	+ve img.	-ve img.	+ve graph	-ve graph
A1	190	31197	921	170609
A2	102	29277	721	116602
S1	10526	22643	22310	376329
S2	2575	37269	6822	144335

We perform the following studies in the subsections below:

---

[3]The datasets are proprietary. Interested readers may contact D. Chen; access requests will be considered on a case-by-case basis.

- We combine graph conversion and EA-GIN as a full-fledged error detection model in IC image segmentation. We evaluate its performance on error detection by comparing it with several similarly constructed GNN-based detection models. Specifically, they apply the same graph constructions, feature definitions, training splits, and evaluation metrics to ensure a fair comparison

- We compare the performance of EA-GIN with CV (Zhang et al., 2023) and dedicated anomaly detection models (Qiu et al., 2022), and study their ability for cross-data generalization (i.e., training and testing performed on different datasets).

- We study the explainability of EA-GIN by analyzing its ability to pinpoint error locations, and explore the possibility of using EA-GIN to assist a CV-based model, by localizing the exact abnormal region for images flagged by a CV-based model.

Ablation studies and computation cost are reported in Appendix A.

4.2 Error detection in IC image segmentation: GNN models

Details for EA-GIN   For our model, we use 3 EA-GIN layers (3)-(5) for feature aggregation. In the edge encoder (3), MLP_1 has one hidden layer with 8 hidden units (and ReLU activation). On the other hand, MLP_2 in (5) has one hidden layer with 64 hidden units. The "Summation" function is used as the READOUT function in (6). Finally, due to label imbalance, we use the weighted cross-entropy for training (Ling & Sheng, 2011), i.e., weights are inversely proportional to the number of training samples in each class.

Experimental setting and evaluation protocol   A dataset consists of multiple images with a segmented binary mask, and we retrieve multiple graphs from each mask. As described earlier, each graph is converted from a connected component in the segmentation mask. We obtain the ground-truth label for the graphs from the ground-truth segmentation mask.

For the downstream error detection task in IC image segmentation, all (component) graphs for a single image should be collectively used either for training, validation or testing. Therefore, for each dataset (i.e., A1, A2, S1, S2), we split all images into training/validation/testing sets such that the corresponding split of graphs is *approximately* 70%/20%/10%.

We train EA-GIN and tune hyperparameters with the training/validation set. For testing, given a test image $\mathcal{I}$ with segmentation mask $\mathbf{M}$, we apply EA-GIN to the set $\mathcal{G}_\mathbf{M}$ of component graphs of $\mathbf{M}$. The segmentation is deemed erroneous if there is at least one graph in $\mathcal{G}_\mathbf{M}$ of error type. The resulting model is also called EA-GIN. The F1-score on the testing set is used as the evaluation metric.

The experiments are performed on a server with GPU: NVIDIA RTX A5000, 24GB memory.

Results   We compare EA-GIN with our backbone model GIN (Xu et al., 2019), and GNN models using *edge information*: GINE (Brossard et al., 2020), EGAT (Wang et al., 2021), and CensNet (Jiang et al., 2019). For any benchmark GNN model, the same procedure described above is applied for the downstream error detection task.

The results are shown in Table 2. We see that the models generally perform better on the A1 and A2 datasets. The IC structures in these two datasets are simpler with less variety. It is observed that our EA-GIN performs much better than its backbone GIN. Moreover, GINE also has a relatively good performance. Therefore, it is beneficial to incorporate edge features into the models.

EA-GIN generally outperforms benchmarks by a clear margin, and in the following subsection, we study other aspects of the model as outlined in Section 4.1.

4.3 Cross-data generalization: CV and anomaly detection models

Cross-data generalization plays a key role in hardware assurance, as ground-truth is often obtained from different batches of data in practice. This underscores the need for *robust* models. For the study, we compare

Table 2: Results (F1-score) on error detection in IC image segmentation. The best performance is **boldfaced** and the 2nd best is underlined.

	A1	A2	S1	S2
GIN	0.6274	0.8089	0.7316	0.6853
GINE	0.9356	0.9498	0.7825	0.7614
EGAT	0.4316	0.7503	0.4591	0.4401
CensNet	0.6458	0.8551	0.7189	0.6243
EA-GIN	**0.9884**	**0.9953**	**0.9183**	**0.8990**

Figure 6: Examples of segmentation missed by ED-ResNet, while identified by EA-GIN. Left panels: ground-truth, right panels: segmentation mask, and error locations detected by EA-GIN are boxed.

with the CV benchmark ED-ResNet[4] dedicated to the error detection problem (Zhang et al., 2023). As the problem is closely related to anomaly detection, we also compare it with the graph anomaly detection model OCGTL (Qiu et al., 2022).[5] We show test results and cross-data generalization results in Table 3.

From the results, we see that the CV-approach ED-ResNet and our graph approach EA-GIN have their respective advantages. ED-ResNet performs well when trained on larger and more complex datasets, whereas EA-GIN demonstrates strong generalization even when trained on smaller datasets, for example, when trained on A1 or A2 and evaluated on the larger dataset S1. This may be because the number of metal-line connection structures/patterns is limited, and hence, a small dataset may have given enough component graphs to capture feasible metal-line topologies. On the other hand, a CV model that requires a large amount of visual information may need more training data to identify essential features for detection.

For EA-GIN, it is interesting to notice that to test on S2, training on A1 or A2 yields a better result than training on S2 itself. This suggests that sufficiently many positive and negative patterns may be seen in A1 or A2, while training on the much larger S2 may overfit the model to a certain extent.

For illustration, we show examples of segmentation missed by ED-ResNet, while identified by EA-GIN in Fig. 6. It is observed that EA-GIN can capture small errors resembling noise, and this may be due to the local nature of the graph approach. For the statistics, we compute the percentage p of error images that were misclassified by ED-ResNet but correctly identified by the proposed EA-GIN. For example, for the A1 dataset, $p = 34.55\%$, and for the A2 dataset, $p = 63.16\%$. These results suggest that EA-GIN can complement

---

[4]We call it error detection with ResNet, abbreviated ED-ResNet for convenience. See more details in Appendix C

[5]EA-GIN and ED-ResNet have a slight edge over OCGTL, as anomaly detection is one-class classification and does not utilize the small set of positive samples.

Table 3: Comparison of error detection models for IC image segmentation. The performance is measured by the F1-score. Cross-data generalization results are also reported.

Train.	Test.	ED-ResNet	OCGTL	EA-GIN
A1	A1	0.9823	0.9877	**0.9884**
	A2	0.9956	0.9961	**0.9962**
	S1	0.6598	0.8699	**0.9070**
	S2	0.9118	0.8762	**0.9369**
A2	A1	0.9534	0.8979	**0.9827**
	A2	0.9872	0.9270	**0.9953**
	S1	0.6543	0.8505	**0.9396**
	S2	0.9261	0.8650	**0.9385**
S1	A1	**0.9726**	0.9093	0.9580
	A2	0.9936	**0.9950**	0.9775
	S1	**0.9795**	0.8615	0.9183
	S2	**0.9732**	0.8805	0.9155
S2	A1	**0.9666**	0.7640	0.8951
	A2	**0.9939**	0.9273	0.9887
	S1	0.7657	**0.8516**	0.8230
	S2	**0.9951**	0.8842	0.8990

the CV-based approach not only for post-hoc localization of erroneous components (cf. Section 4.4), but also at the image level by recovering a substantial fraction of detection failures from ED-ResNet.

The CV and graph approaches potentially contribute to the error detection problem in different ways, supplementing each other. Therefore, it can be beneficial to combine them, and the details shall be given in the next subsection.

4.4 Explainability

An important feature of the graph-based approach is its inherent explainability. This is particularly useful in practice to assist manual checking. In this study, we consider the following sequential merging of the CV and graph-based models. Specifically, for a dataset, we consider the set $\mathcal{S}^+$ of all test images correctly predicted to be erroneous by the CV model ED-ResNet. For each image in $\mathcal{S}^+$, we use EA-GIN to generate the probability score of a component being abnormal. The components with the top-κ highest scores are flagged for further manual checking.

Table 4: F1-scores for the detection of error components with varying κ.

κ	A1	A2	S1	S2
1	1.00	1.00	0.9249	0.9187
2	1.00	1.00	0.9492	0.9774
3	1.00	1.00	0.9724	0.9911

In Table 4, we show the results, measured by F1-scores, for whether the above procedure can correctly identify the error components when the budget $\kappa = 1, 2$ or 3. We see that for A1 and A2, the graph approach can always correctly identify the error components, conditioned on knowing that the image contains errors. While for S1 and S2, increasing κ to 3 yields reasonably good detection performance.

We show examples of the error localization in Fig. 7, in which the error components are correctly identified. In conclusion, our graph-based approach can be used as a stand-alone model or together with CV tools for automated error detection.

Figure 7: We show error localization of the examples in Fig. 1. The (highlighted) error components in the segmentation mask can be identified via their converted graphs. Left panels: ground-truth masks, middle panels: segmentation masks, right panels: skeletons of detected error components.

To make the study more complete, we also include in Table 5 the results corresponding to Table 4 for images outside $\mathcal{S}^+$, i.e., those mis-classified by ED-ResNet. These results show that even when the CV model fails to detect an error at the image level, EA-GIN can still identify the erroneous component with high probability by examining a small set of top-ranked candidates. This supports the claim that EA-GIN provides effective component-level localization and can complement CV-based detection methods.

Table 5: F1-scores for the detection of error components with varying κ for images outside $\mathcal{S}^+$.

κ	A1	A2	S1	S2
1	0.9667	1.00	0.8333	0.8961
2	0.9836	1.00	0.8333	0.9555
3	1.00	1.00	0.8800	0.9868

5 Conclusions

We propose an explainable graph-based framework for error detection in IC images segmentation, addressing key limitations of prior methods. Our approach introduces (i) a mask-to-graph conversion pipeline that encodes topological and geometric information into feature-annotated graphs, and (ii) a tailored EA-GIN model that incorporates edge features into the powerful GIN model for accurate graph classification. The method achieves strong cross-dataset performance and precise component-level error localization, offering scalability, robustness, and interpretability.

Future work includes enhancing graph representations with hierarchical or semantic information, exploring graph transformers, and integrating spatial cues from raw images. Real-time inference, uncertainty quantification, and adaptation to domains such as biological or road networks present promising directions, as does the development of interactive tools for quality assurance in manufacturing.

References

M. Bridson and A. Haefliger. *Metric Spaces of Non-Positive Curvature*. Springer, 1999.

Remy Brossard, Oriel Frigo, and David Dehaene. Deep graph anomaly detection: A survey and new perspectives. *arXiv:2011.15069*, 2020.

Yiqing Cai, Natasha Ostrouchov, Ankur Jain, Sonali Purohit, Stefanie Schulze, and Jie Zhang. Automated defect inspection of patterned thin films using image processing. *IEEE Transactions on Semiconductor Manufacturing*, 31(3):385–393, 2018.

Deruo Cheng, Yiqiong Shi, Tong Lin, Bah Hwee Gwee, and Kar-Ann Toh. Hybrid k-means clustering and support vector machine method for via and metal line detections in delayered IC images. *IEEE Trans. Circuits Syst. II: Express Br.*, 65:1849–1853, 2018.

Deruo Cheng, Yiqiong Shi, Bah Hwee Gwee, Kar-Ann Toh, and Tong Lin. A hierarchical multiclassifier system for automated analysis of delayered IC images. *IEEE Intell. Syst.*, 34:36–43, 2019a.

Deruo Cheng, Yiqiong Shi, Tong Lin, Bah Hwee Gwee, and Kar-Ann Toh. Global template projection and matching method for training-free analysis of delayered IC images. In *ISCAS*, 2019b.

Michaël Defferrard, Xavier Bresson, and Pierre Vandergheynst. Convolutional neural networks on graphs with fast localized spectral filtering. In *NeurIPS*, pp. 3844–3852, 2016.

Alexander A. Doudkin, Alexander Inyutin, and Maksim Vatkin. Objects identification on the color layout images of the integrated circuit layers. In *IDAACS*, pp. 610–614, 2005.

Will Hamilton, Zhitao Ying, and Jure Leskovec. Inductive representation learning on large graphs. In *NeurIPS*, pp. 1024–1034, 2017.

A. Hatcher. *Algerbraic Topology*. Cambridge University Press, 2001.

Xiaoxiao Hong et al. Deep learning for automatic ic image analysis. In *IEEE 23rd International Conference on Computer Supported Cooperative Work in Design*, pp. 234–239, 2019.

Wei Huang and Ning Jing. Automatic optical inspection in the semiconductor industry. *Machine Vision and Applications*, 18(5):279–292, 2007.

Xiaodong Jiang, Pengsheng Ji, and Sheng Li. CensNet: Convolution with edge-node switching in graph neural networks. In *IJCAI*, 2019.

Thomas N Kipf and Max Welling. Semi-supervised classification with graph convolutional networks. In *ICLR*, 2017.

Janghee Lee and Suk In Yoo. An effective image segmentation technique for the SEM image. In *ICIT*, pp. 1–5, 2008.

Charles X Ling and Victor S Sheng. Cost-sensitive learning. In *Encyclopedia of machine learning*, pp. 231–235. Springer, 2011.

Chris Mack. Fifty years of moore's law. *IEEE Transactions on Semiconductor Manufacturing*, 24(2):202–207, 2011.

Chen Qiu, Marius Kloft, Stephan Mandt, and Maja Rudolph. Raising the bar in graph-level anomaly detection. In *IJCAI*, 2022.

Alexey A. Tuzhilin. Lectures on hausdorff and gromov-hausdorff distance geometry. *arXiv:2012.00756*, 2020.

Petar Veličković, Guillem Cucurull, Arantxa Casanova, Adriana Romero, Pietro Lio, and Yoshua Bengio. Graph attention networks. *arXiv preprint arXiv:1710.10903*, 2017.

Ziming Wang, Jun Chen, and Haopeng Chen. EGAT: Edge-featured graph attention network. In *ICANN*, 2021.

R. Wilson, N. Asadizanjani, D. Forte, and D. Woodard. Histogram-based auto segmentation: A novel approach to segmenting integrated circuit structures from sem images. *arXiv preprint arXiv:2004.13874*, 2020.

Ronald Wilson, Hangwei Lu, Mengdi Zhu, Domenic Forte, and Damon L. Woodard. REFICS: A step towards linking vision with hardware assurance. In *WACV*, pp. 3461–3470, 2022.

Keyulu Xu, Weihua Hu, Jure Leskovec, and Stefanie Jegelka. How powerful are graph neural networks? In *ICLR*, 2019.

Rex Ying, Jiaxuan You, Christopher Morris, Xiang Ren, William L Hamilton, and Jure Leskovec. Hierarchical graph representation learning with differentiable pooling. In *NeurIPS*, 2018.

Zifan Yu, Bruno Machado Trindade, Michael Green, Zhikang Zhang, Pullela Sneha, Erfan Bank Tavakoli, Christopher Pawlowicz, and Fengbo Ren. A data driven approach for automated integrated circuit segmentation of scan electron microscopy images. In *ICIP*, pp. 2851–2855, 2022.

Liliang Zhang, Liang Lin, Xiaodan Liang, and Kaiming He. Is faster r-cnn doing well for pedestrian detection? In *European Conference on Computer Vision*, pp. 443–457. Springer, 2016.

Tzay Y Zhang and Ching Y Suen. A fast parallel algorithm for thinning digital patterns. *Communications of the ACM*, 27(3):236–239, 1984.

Zhikang Zhang, Bruno Machado Trindade, Michael Green, Zifan Yu, Christopher Pawlowicz, and Fengbo Ren. Automatic error detection in integrated circuits image segmentation: A data-driven approach. In *ICASSP*, 2023.

Lingxiao Zhao and Leman Akoglu. On using classification datasets to evaluate graph outlier detection: Peculiar observations and new insights. *Big Data*, 11, 12 2021.

A   Further results and analysis

A.1   Ablation studies

Consider the key node features as the node type and angles, and key edge features as the width information. To inspect the contributions of node and edge features in EA-GIN, we perform the following ablation study by disregarding either the node features or edge features. The results are shown in Table 6.

Table 6: Ablation study: w.o. node feat.: without using node type and angles, and w.o. edge feat.: without using edge width information.

Train.	Test.	w.o. node feat.	w.o. edge feat.	full EA-GIN
A1	A1	0.9276	0.8760	**0.9884**
	A2	0.9255	0.8695	**0.9962**
A2	A1	0.9328	0.8979	**0.9827**
	A2	0.8675	0.8647	**0.9953**

The results suggest that the features indeed contribute to the overall performance of the model, and the edge width information is more important.

A.2   Computation and memory cost

In this subsection, we provide overall computation and memory cost of our model. For preprocessing, the average time required to convert an IC image into a set of graphs is 7.48 seconds, with a memory consumption of 536.65 MB on an NVIDIA A5000 GPU. In practical industrial settings, the preprocessing of multiple images can be accelerated through distributed or parallelized computation, as the conversion of different images is independent.

For training on 10,000 graphs, the average runtime per epoch is 5.72 seconds, with a peak GPU memory usage of 37.48 MB.

During testing, the average runtime of a graph is 0.000932 seconds, and the peak GPU memory usage is 14.49 MB.

Overall, these results demonstrate that the proposed method is computationally efficient and scalable, making it suitable for deployment in industrial-scale applications.

B Theoretical framework

In this appendix, we establish a theoretical framework for the study of IC segmentation masks. We employ formal mathematical concepts, enabling us to study IC segmentation-related problems rigorously and systematically.

B.1 Geometry and topology for IC segmentation masks

For an IC image $\mathcal{I}$ of size $H \times W$, we model a *segmentation mask* $\mathbf{M}$ as a binary function (on the continuous domain):

$$\mathbf{M} : [0, H] \times [0, W] \to \{0, 1\}$$

such that the following holds: $\mathbf{M}^{-1}(1)$ has *finitely many* compact connected components, each with continuous boundaries.

We use $\mathcal{C}_{\mathbf{M}} = \{C_1, \ldots, C_m\}$ to denote the set of components of $\mathbf{M}^{-1}(1)$. They correspond to the set of metal-line components of the image.

To proceed, we need a few important concepts from metrical geometry Bridson & Haefliger (1999).

Definition 1. *In a metric space* (X, d)*, the* Hausdorff distance *between two subsets* S_1, S_2 *is*

$$d_H(S_1, S_2) = \max\{ \sup_{x_1 \in S_1} d(x_1, S_2), \sup_{x_2 \in S_2} d(S_1, x_2)\}.$$

For two metric spaces (X_1, d_1) *and* (X_2, d_2)*, their* Gromov-Hausdorff *distance is defined as:*

$$d_{GH}(X_1, X_2) = \inf_{f, g, M} d_H(f(X_1), g(X_2)),$$

where the infimum is taken over isometric embeddings of X_1, X_2 *into the same metric space* M *as:* $f : X_1 \to M$ *and* $g : X_2 \to M$*.*

For $\epsilon > 0$, we call $\mathbf{M}$ or $\mathcal{C}_{\mathbf{M}}$ ϵ-*separated* if for $i \neq j \leq m$, $d_H(C_i, C_j) > \epsilon$. Intuitively, the conditions imply that the metal-line components on the segmentation mask are well-separated without ambiguity.

For each component C_i, an embedded subgraph $G_i \subset C_i$ (i.e., a subset homeomorphic to a graph) is an ϵ-*approximation* for some (small) $\epsilon > 0$ if the following holds:

- Consider G_i, C_i as subsets of $[0, W] \times [0, H]$ with the Euclidean metric:

$$d_H(G_i, C_i) \leq \epsilon;$$

- G_i is a *homotopy retract* of C_i (Hatcher, 2001).

Intuitively, the two conditions ensure the metrical and topological fidelity of G_i.

Fix $\epsilon > 0$. For each C_i, let the graph G_i be an ϵ-approximation. We use $\mathcal{G}_{\mathbf{M}}$ to denote the set $\{G_1, \ldots, G_m\}$.

We next formalize *open and short circuits*. For this, we assume $\mathbf{M}$ is the ground-truth mask and $\mathbf{M}'$ is a segmentation mask (to be tested). Accordingly, we have $\mathcal{C}_{\mathbf{M}'} = \{C'_1, \ldots, C'_{m'}\}$ and $\mathcal{G}_{\mathbf{M}'} = \{G'_1, \ldots, G'_{m'}\}$, which are defined similarly.

Fix a small threshold $\epsilon > 0$. We say that $\mathbf{M}'$ *does not* have *open or short circuits* if the following holds: for any $C_i \in \mathcal{C}_M$ and $C'_j \in \mathcal{C}_{M'}$ such that $C_i \cap C'_j \neq \emptyset$, then each connected component of their symmetric difference $C_i \Delta C'_j = (C_i \backslash C'_j) \cup (C'_j \backslash C_i)$ has diameter bounded by ϵ.

Notice that for different concepts, the "error parameter ϵ" is used independently in the respective definition. However, they may be related to each other if we bring all the concepts together.

Regarding open and short circuits, intuitively, as the masks are ϵ-separated, a large component in the symmetric difference can only occur if there are open or short circuits.

Aside from the above common errors affecting IC functionality, there are other types of errors, likely to be caused by image artifacts: a component $C'_j \in \mathcal{C}_{M'}$ is a *noise* if $C'_j \cap C_i = \emptyset$ for every $C_u \in \mathcal{C}_{\mathbf{M}}$. Moreover, $C'_j \in \mathcal{C}_{M'}$ *contains a hole* if it contains a component of $\mathbf{M}'^{-1}(0)$ within its interior, while none of $C_i \in \mathcal{C}_{\mathbf{M}}$ does so.

Intuitively, noise corresponds to small additional artifacts in the IC images, e.g., caused by dust. Holes in the segmentation can result from lighting conditions, where parts of a metal line appear dark during image capture

In summary, we consider 4 main *error types*:

- open circuits

- short circuits

- noise

- holes.

For the ground-truth mask $\mathbf{M}$, a graph $G_i \in \mathcal{G}_{\mathbf{M}}$ usually has a tree structure, as it is the homotopy retract of a metal-line component, which by design, is unlikely to have holes inside. If this is true for each $G_i \in \mathcal{G}_{\mathbf{M}}$, we call $\mathcal{G}_{\mathbf{M}}$ *consists of trees*. Such a property is topological. In general, the 1*st Betti number* (Hatcher, 2001) is sufficient to encode such a property for a graph. For the simplified definition in the case of graphs, the 1st Betti number $b_1(G)$ counts the number of (closed) loops in a graph G. For example, $b_1(G) = 0$ if G is a tree.

B.2 Analysis of Segmentation Errors

In this subsection, we discuss a result that gives conditions on segmentation errors, using the above theoretical framework. We keep the *notations and assumptions* of the previous subsection. For an error, we assume that it belongs to one of the types described in the previous section, which most commonly occurs in IC image segmentation.

Theorem 1. *If any of the below holds, then there is an error in the segmentation mask* $\mathbf{M}$:

(a) *The number of components* $m \neq m'$.

(b) $\mathcal{G}_{\mathbf{M}}$ *consists of trees and for some* $C_i \cap C'_j \neq \emptyset$, $b_1(G_i) \neq b_1(G'_j)$.

(c) *Let K be an upper bound on the number of components for any symmetric differences, and assume the largest diameter of any component is bounded by $\epsilon' \leq \epsilon$. For some $C_i \cap C'_j \neq \emptyset$, there does not exist any construction of G'_j such that $d_{GH}(G_i, G'_j) \leq K\epsilon'/2$.*

Notice that the three conditions are arranged in order of increasing difficulty of verification. (a) can be interpreted as matching the 0th Betti number of the segmentation mask, while (b) is the matching of the 1st Betti number of each graph component. Both of them are topological in nature, which are coarser. On the other hand, (c) matches the graph components metrically, which is a more refined condition.

Proof. Suppose $m \neq m'$ and there is no noise, then for each C'_j, there is a C_i such that $C_i \cap C'_j \neq \emptyset$. As $m \neq m'$, we have either of the following cases:

- For $j_1 \neq j_2$, $C_i \cap C'_{j_1} \neq \emptyset$ and $C_i \cap C'_{j_2} \neq \emptyset$.

- For $i_1 \neq i_2$, $C_{i_1} \cap C'_j \neq \emptyset$ and $C_{i_2} \cap C'_j \neq \emptyset$.

Figure 8: Due to possible small perturbations of C_i', we modify G_i accordingly depending on the perturbation type.

The former corresponds to an open circuit, as the diameter of some components of $C_i \backslash C_{j_1}$ is $> \epsilon$ by the ϵ-separability of $\mathbf{M}'$. Similarly, for the latter case, there is a closed circuit, as the diameter of some components of $C_J' \backslash C_{i_1}$ is $> \epsilon$ by the ϵ-separability of $\mathbf{M}'$. Hence, there is always an error if $m \neq m'$. This handles (a).

For the rest of the proof, we assume that $m = m'$. Consider condition (b). Re-order the indices if necessary, we assume that $C_i \cap C_i' \neq \emptyset$ for any $i \leq m$ and for some $i \leq m$, $b_1(G_i) \neq b_1(G_i')$. As G_i and G_i' are the respective homotopy retracts of C_i and C_i', the 1st Betti numbers of $b_1(G_i) \neq b_1(G_i')$ by the assumption, so are $b_1(C_i)$ and $b_1(C_i')$ (Hatcher, 2001). Therefore, as G_i is a tree and thus the $b_1(C_i) = 0$, we have $b_1(C_i') > 0$. Hence, there is at least an error type of a hole in C_i'.

For (c), suppose the condition holds for an index $i \leq m$. We assume that there is no noise or holes in the segmentation mask $\mathbf{M}'$. We claim that there is an open or short circuit. The strategy is to modify G_i to construct an ϵ-approximation G_i' of C_i' such that $d_{GH}(G_i, G_i') \leq \epsilon$. This will contradict the assumption.

For this, we need an equivalent definition of the Gromov-Hausdorff distance (Tuzhilin, 2020). For two metric spaces, a correspondence is a relation $R \subset X \times Y$ such that the projections (from R to X or Y) p_X, p_Y satisfy: $p_X(R) = X$ and $p_Y(R) = Y$. The distortion of the correspondence R is defined as:

$$\delta(R) = \sup\{|d(x, x') - d(y, y')| \mid (x, y), (x', y') \in R|\}. \tag{7}$$

Then, $d_{GH}(X, Y) = \inf_R \delta(R)/2$, where the infimum is taken over all correspondences R. In particular, if for some R, $\delta(R) \leq 2\epsilon$, then $d_{GH}(X, Y) \leq \epsilon$.

If there is no open or short circuit, then the symmetric difference $C_i \Delta C_i'$ has at most K components, each with diameter bounded by ϵ'. For each such component, we construct an ϵ-approximation G_i' of C_i' by modifying a small segment ℓ of G_i by one of the following two ways (see Fig. 8 for an illustration):

- Replace ℓ by a union ℓ' of small segments whose total length is within ϵ' of ℓ, and set the linear correspondence between ℓ and ℓ'.

- Add a small linear segment ℓ' of length at most ϵ' to be point u_0 on G_i. Let every point ℓ' correspond to v.

Now, for any pair of corresponding points (u, v) and (u, v') on $G_i \times G_i'$, the geodesic path (i.e., shortest path) connecting u, u' differs from that of v, v' by crossing at most K modifications. Therefore, $|d(u, u') - d(v, v')| \leq K\epsilon'$. By (7) and its consequence, we have that $d_{GH}(G_i, G_i') \leq K\epsilon'/2$, which contradicts the assumption. $\square$

The *practical implication* of the result is that errors can be detected if we identify closely located components in $\mathbf{M}$ and $\mathbf{M}'$, while their corresponding graphs (i.e., approximations) are either topologically or metrically dissimilar. This prompts the use of GNN for error detection.

Correspondingly, failures may occur when practical conditions deviate significantly from the theoretical assumptions. For example, severe over- or under-segmentation can distort graph topology; noisy masks may

introduce spurious branches or remove critical connections during skeletonization; and components with inherently ambiguous topology may not deviate sufficiently from learned normal patterns. Additionally, if the training distribution contains systematic errors or biases, the learned decision boundary may be misaligned, leading to degraded performance.

C   Related works

To the best of our knowledge, IC segmentation error detection, particularly for connectivity-related faults, is relatively underexplored in the literature. The image-based method ED-ResNet Zhang et al. (2023) represents the most recent and relevant approach for this specific problem setting. For each pixel in the segmentation mask, ED-ResNet computes its distance to the nearest mask boundaries and use the values as a feature vector, resulting in a distance-transformed feature map. The entire preprocessed image is then fed into a ResNet-based classifier, where error detection is formulated as a binary classification problem at the image level. On the other hand, our work is the first method at the object level error detection for IC image segmentation.